Some instruction selection patterns required for ALU GPR instructions have already been automatically imported from existing TableGen descriptions - this patch simply adds testing for them. Logic for selecting constants and copies has been added.
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
Comment Actions
Add custom selection for copies and for constants. Significantly expand tests over more types.
Comment Actions
Missing copy tests for all permutations of virtual and physical registers
llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp | ||
---|---|---|
114–115 | This can't early return, it still needs to constrain a virtual source |