- Queries
- All Buildables
- Search
- Advanced Search
- Builds
- Browse Builds
- Build Plans
- Manage Build Plans
Harbormaster All Buildables
All Buildables
All Buildables
- Diff 317786
- Diff 317785
- Buildable 85842 D94001: [CSSPGO] Call site prioritized inlining for sample PGO
- Diff 317784
- Diff 317783
- Buildable 85840 D94747: [AMDGPU] Add llvm.amdgcn.wqm.demote intrinsic
- Diff 317781
- Buildable 85839 D95014: [RISCV] Add intrinsics for vrgatherei16 instruction
- Diff 317780
- Diff 317777
- Buildable 85837 D93614: [RISCV] New vector load/store in V extension v1.0
- Diff 317776
- Diff 317775
- Buildable 85835 D93611: [RISCV] Make LMUL field in VTYPE contiguous.
- Diff 317774
- Buildable 85834 D95023: [test-suite] SPEC2017 CPU Exchange2 integer tests.
- Diff 317773
- Buildable 85833 D94110: [CSSPGO][llvm-profgen] Aggregate samples on call frame trie to speed up profile generation
- Diff 317772
- Buildable 85832 D95022: Add Python bindings for the builtin dialect
- Diff 317771
- Diff 317770
- Diff 317769
- Diff 317768
- Buildable 85828 D95019: [ConstantHoisting] Fix bug where constant materialization could insert into EH pad
- Diff 317715
- Buildable 85827 D94564: [libcxx] Check return value for asprintf()
- Diff 317767
- Diff 317766
- Diff 317765
- Buildable 85824 Diff 317764
- Buildable 85823 D91516: [AMDGPU][WIP] Lower Function Local LDS Variables.
- Diff 317763
- Diff 317760
- Diff 317759
- Buildable 85820 D94745: [OpenMP][WIP] Build the deviceRTLs with OpenMP instead of target dependent language
- Diff 317758
- Buildable 85819 D95017: [clang-format] add case aware include sorting
- Diff 317757
- Buildable 85818 D94863: [RISCV] Implement vssseg intrinsics.
- Diff 317755
- Buildable 85817 D94763: [RISCV] Implement vlsseg intrinsics.
- Diff 317754
- Buildable 85816 D94940: [RISCV] Implement vsxseg intrinsics.
- Diff 317753
- Buildable 85815 D94903: [RISCV] Implement vlxseg intrinsics.
- Diff 317752
- Diff 317751
- Buildable 85813 D95015: [mlir][sparse] add narrower choices for pointers/indices
- Diff 317749
- Buildable 85812 D94863: [RISCV] Implement vssseg intrinsics.
- Diff 317748
- Buildable 85811 D94763: [RISCV] Implement vlsseg intrinsics.
- Diff 317747
- Diff 317746
- Buildable 85809 D94688: [RISCV] Implement vsseg intrinsics.
- Diff 317745
- Buildable 85808 D94229: [RISCV] Implement vlseg intrinsics.
- Diff 317744
- Buildable 85807 D94229: [RISCV] Implement vlseg intrinsics.
- Diff 317743
- Buildable 85806 D95014: [RISCV] Add intrinsics for vrgatherei16 instruction
- Diff 317742
- Diff 317741
- Diff 317738
- Buildable 85803 D94001: [CSSPGO] Call site prioritized inlining for sample PGO
- Diff 317737
- Diff 317732
- Buildable 85801 D95012: [WebAssembly] Prototype new f64x2 conversions
- Diff 317731
- Buildable 85800 D95011: [flang] Infrastructure improvements in utility routines
- Diff 317730
- Buildable 85799 D95010: [flang] Fix ASSOCIATE statement name resolution
- Diff 317729
- Buildable 85798 D95001: [CodeView] Emit function types in -gline-tables-only.
- Diff 317728
- Diff 317727
- Diff 317726
- Diff 317725
- Diff 317724
- Diff 317723
- Diff 317722
- Buildable 85791 D95000: [mlir:async] Use ODS to define async types
- Diff 317721
- Diff 317719
- Buildable 85789 D95001: [CodeView] Emit function types in -gline-tables-only.
- Diff 317718
- Buildable 85788 D95008: Revert "Revert "Ignores functions that have a range starting outside of a code section""
- Diff 317716
- Buildable 85787 D95006: [libc][NFC] add "LlvmLibc" as a prefix to all test names
- Diff 317711
- Buildable 85786 D94865: [ASTMatchers] Add callOrConstruct matcher
- Diff 317709
- Buildable 85785 D94879: Implement dynamic mapAnyOf in terms of ASTNodeKinds
- Diff 317705
- Buildable 85784 D94878: Make it possible to store a ASTNodeKind in VariantValue
- Diff 317704
- Buildable 85783 D93529: [AA] Store and return estimated PartialAlias offsets.
- Diff 317702
- Buildable 85782 D95001: [CodeView] Emit function types in -gline-tables-only.
- Diff 317701
- Diff 317700
- Diff 317698
- Diff 317696
- Buildable 85778 D95003: [OpenMP] libomp: implement OpenMP 5.1 nteams-var and teams-thread-limit-var ICVs
- Diff 317691
- Buildable 85777 D95002: [RISCV] Update B extension version to 0.93.
- Diff 317694
- Diff 317693
- Buildable 85775 D94547: [lld-macho] Run ObjCContractPass during LTO
- Diff 317687
- Buildable 85774 D94995: Loop peeling: check that latch is conditional branch
- Diff 317684
- Buildable 85773 D94994: [mlir][splitting std] move 2 more ops to `tensor`
- Diff 317683
- Diff 317679
- Buildable 85771 D95001: [CodeView] Emit function types in -gline-tables-only.
- Diff 317682
- Buildable 85770 D95000: [mlir:async] Use ODS to define async types
- Diff 317681
- Buildable 85768 D94994: [mlir][splitting std] move 2 more ops to `tensor`
- Diff 317678
- Buildable 85767 D95000: [mlir:async] Use ODS to define async types
- Diff 317676
- Buildable 85766 D94745: [OpenMP][WIP] Build the deviceRTLs with OpenMP instead of target dependent language
- Diff 317675
- Buildable 85765 D94999: [RISCV] Add xperm.* instructions to Zbp extension.
- Diff 317674
- Diff 317672
- Diff 317671
- Diff 317669
- Buildable 85760 D94884: [Clang][OpenMP] Include header for CUDA builtin vars into OpenMP wrapper header
- Diff 317664
- Diff 317663
- Buildable 85758 D94995: Loop peeling: check that latch is conditional branch
- Diff 317662
- Diff 317659
- Buildable 85756 D94994: [mlir][splitting std] move 2 more ops to `tensor`
- Diff 317658
- Buildable 85755 D94831: [mlir] Add an interface for Cast-Like operations
- Diff 317657
- Diff 317655
- Buildable 85753 D94944: [RISCV] Add support for rev8 and orc.b to Zbb.
- Diff 317654
- Buildable 85752 D94818: [RISCV] Add zext.h instruction to Zbb.
- Diff 317653
- Buildable 85751 D94993: [lld][WebAssembly] Don't define indirect function table in relocatable output
- Diff 317651
- Buildable 85750 D94992: [SLP]Merge reorder and reuse shuffles.
- Diff 317650
- Buildable 85749 D94853: [NFC] Disallow unused prefixes under Other
- Diff 317649
- Buildable 85748 D94818: [RISCV] Add zext.h instruction to Zbb.
- Diff 317648
- Buildable 85747 D94884: [Clang][OpenMP] Include header for CUDA builtin vars into OpenMP wrapper header
- Diff 317647
- Diff 317636
- Buildable 85745 D94894: [RISCV] Add way to mark CompressPats that should only be used for compressing.
- Diff 317629