This is an archive of the discontinued LLVM Phabricator instance.

[VP][RISCV] Add vp.bitreverse and RISC-V support.
ClosedPublic

Authored by fakepaper56 on Dec 9 2022, 1:18 AM.

Details

Summary

The patch also added function expandVPBITREVERSE to expand ISD::VP_BITREVERSE nodes.

Diff Detail

Event Timeline

fakepaper56 created this revision.Dec 9 2022, 1:18 AM
Herald added a project: Restricted Project. · View Herald TranscriptDec 9 2022, 1:18 AM
fakepaper56 requested review of this revision.Dec 9 2022, 1:18 AM
craig.topper added inline comments.Dec 9 2022, 10:33 AM
llvm/docs/LangRef.rst
22089

It's only one vector

22136

It's wrong here too

Add VP intrinsic unit test and fix typos.

fakepaper56 marked 2 inline comments as done.Dec 9 2022, 5:15 PM
This revision is now accepted and ready to land.Dec 11 2022, 5:38 PM
This revision was landed with ongoing or failed builds.Dec 11 2022, 6:58 PM
This revision was automatically updated to reflect the committed changes.
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp