This is rework of;
- rG13e77db2df94 (r328395; MVT)
Since LowLevelType.h has been restored to CodeGen, MachinveValueType.h
can be restored as well.
Depends on D148767
Paths
| Differential D149024
Restore CodeGen/MachineValueType.h from `Support` ClosedPublic Authored by chapuni on Apr 23 2023, 9:22 AM.
Details Summary This is rework of;
Since LowLevelType.h has been restored to CodeGen, MachinveValueType.h Depends on D148767
Diff Detail
Event Timelinechapuni added a child revision: D148769: Split out `CodeGenTypes` from `CodeGen` for LLT/MVT.Apr 23 2023, 9:28 AM This revision is now accepted and ready to land.Apr 24 2023, 1:07 PM chapuni retitled this revision from Restore CodeGen/MachineValueType.h to Restore CodeGen/MachineValueType.h from `Support`. Comment Actions
This revision was landed with ongoing or failed builds.May 2 2023, 8:18 AM Closed by commit rGc1221251fbb1: Restore CodeGen/MachineValueType.h from `Support` (authored by chapuni). · Explain Why This revision was automatically updated to reflect the committed changes. Comment Actions Hello @chapuni, the commit breaks MLIR build, because the old path is used e.g. in https://github.com/llvm/llvm-project/blob/main/mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp Comment Actions
This broke a lot of bots, not just the MLIR bot, so please fix or revert: Comment Actions
Thank you! Comment Actions
Thank you, that seemed to fix the MLIR issues, though I notice one of the bots has a different kind of issue that is probably unrelated to your changes: https://lab.llvm.org/buildbot/#/builders/197/builds/4720/steps/7/logs/FAIL__LLVM__sme-aarch64-svcount_ll
Revision Contents
Diff 518744 llvm/include/llvm/CodeGen/BasicTTIImpl.h
llvm/include/llvm/CodeGen/CostTable.h
llvm/include/llvm/CodeGen/FastISel.h
llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h
llvm/include/llvm/CodeGen/LowLevelType.h
llvm/include/llvm/CodeGen/MachineValueType.h
llvm/include/llvm/CodeGen/SelectionDAG.h
llvm/include/llvm/CodeGen/SelectionDAGNodes.h
llvm/include/llvm/CodeGen/TargetCallingConv.h
llvm/include/llvm/CodeGen/TargetLowering.h
llvm/include/llvm/CodeGen/TargetRegisterInfo.h
llvm/include/llvm/CodeGen/ValueTypes.h
llvm/include/llvm/Support/MachineValueType.h
llvm/include/llvm/module.modulemap
llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp
llvm/lib/CodeGen/CodeGenPrepare.cpp
llvm/lib/CodeGen/MachineScheduler.cpp
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp
llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h
llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
llvm/lib/CodeGen/SelectionDAG/StatepointLowering.cpp
llvm/lib/CodeGen/TargetLoweringBase.cpp
llvm/lib/CodeGen/TargetRegisterInfo.cpp
llvm/lib/Target/AArch64/AArch64FastISel.cpp
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp
llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
llvm/lib/Target/ARM/ARMCallLowering.cpp
llvm/lib/Target/ARM/ARMFastISel.cpp
llvm/lib/Target/ARM/ARMISelLowering.h
llvm/lib/Target/ARM/ARMISelLowering.cpp
llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp
llvm/lib/Target/Hexagon/HexagonISelLowering.h
llvm/lib/Target/Hexagon/HexagonInstrInfo.h
llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
llvm/lib/Target/Lanai/LanaiISelLowering.cpp
llvm/lib/Target/M68k/M68kMachineFunction.h
llvm/lib/Target/Mips/MipsFastISel.cpp
llvm/lib/Target/Mips/MipsISelLowering.h
llvm/lib/Target/Mips/MipsISelLowering.cpp
llvm/lib/Target/Mips/MipsOptimizePICCall.cpp
llvm/lib/Target/Mips/MipsSEISelLowering.h
llvm/lib/Target/Mips/MipsSEISelLowering.cpp
llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp
llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
llvm/lib/Target/PowerPC/PPCISelLowering.h
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.h
llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyTargetStreamer.h
llvm/lib/Target/WebAssembly/Utils/WebAssemblyTypeUtilities.h
llvm/lib/Target/X86/X86AsmPrinter.cpp
llvm/lib/Target/X86/X86CallLowering.cpp
llvm/lib/Target/X86/X86InterleavedAccess.cpp
llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp
llvm/unittests/Support/MVTTest.cpp
llvm/utils/TableGen/CodeGenInstruction.h
llvm/utils/TableGen/CodeGenTarget.h
llvm/utils/TableGen/DAGISelMatcher.h
llvm/utils/TableGen/GlobalISelEmitter.cpp
llvm/utils/TableGen/InfoByHwMode.h
llvm/utils/TableGen/RegisterInfoEmitter.cpp
|