This adds basic support for 128-bit fixed vectors using a single vector
register as the 1.0 V spec has a minimum VLEN of 128 bits. This
first patch includes support for VV versions of the integer and FP
binary operations and vector loads and stores. This is all off by
default and requires a command line to enable.
Portions of this are inspired by the D91638 proof of concept from