Please use GitHub pull requests for new patches. Phabricator shutdown timeline

Differential D143252

[CodeGen] Make more use of MachineOperand::getOperandNo. NFC.
ClosedPublic
Actions

Authored by foad on Feb 3 2023, 2:13 AM.

Tags

Subscribers

View All 38 Subscribers

Details

Reviewers

marksl
myhsu
asb
t.p.northover
dschuff

Group Reviewers

Restricted Project

Commits

rGa07584d57d73: [CodeGen] Make more use of MachineOperand::getOperandNo. NFC.

Diff Detail

Repository: rG LLVM Github Monorepo

Event Timeline

foad created this revision.Feb 3 2023, 2:13 AM

Herald added a project: Restricted Project. · View Herald TranscriptFeb 3 2023, 2:13 AM

Herald added subscribers: luke, kosarev, pmatos and 30 others. · View Herald Transcript

foad requested review of this revision.Feb 3 2023, 2:13 AM

Herald added a project: Restricted Project. · View Herald TranscriptFeb 3 2023, 2:13 AM

Herald added subscribers: llvm-commits, • pcwang-thead, MaskRay, aheejin. · View Herald Transcript

foad added a parent revision: D143250: [CodeGen] Define and use MachineOperand::getOperandNo.Feb 3 2023, 2:13 AM

Harbormaster completed remote builds in B211671: Diff 494558.Feb 3 2023, 3:20 AM

foad added reviewers: marksl, myhsu, asb, t.p.northover, Restricted Project.Feb 3 2023, 7:59 AM

LGTM on 68k part

This revision is now accepted and ready to land.Feb 3 2023, 9:49 AM

LGTM

WebAssembly LGTM

RISC-V changes LGTM.

Closed by commit rGa07584d57d73: [CodeGen] Make more use of MachineOperand::getOperandNo. NFC. (authored by foad). · Explain WhyFeb 7 2023, 4:00 AM

This revision was automatically updated to reflect the committed changes.

foad added a commit: rGa07584d57d73: [CodeGen] Make more use of MachineOperand::getOperandNo. NFC..

Herald added a subscriber: jobnoorman. · View Herald TranscriptFeb 7 2023, 4:00 AM

Revision Contents
Changeset List

Path

Size

llvm/

lib/

Target/

AArch64/

AArch64CollectLOH.cpp

2 lines

AMDGPU/

AMDGPUInsertDelayAlu.cpp

2 lines

GCNHazardRecognizer.cpp

4 lines

SIFixSGPRCopies.cpp

4 lines

5 lines

SIPeepholeSDWA.cpp

2 lines

SIShrinkInstructions.cpp

6 lines

ARC/

ARCOptAddrMode.cpp

7 lines

ARM/

ARMLowOverheadLoops.cpp

2 lines

M68k/

M68kInstrInfo.cpp

2 lines

RISCV/

RISCVInstrInfo.cpp

2 lines

RISCVRegisterInfo.cpp

2 lines

WebAssembly/

WebAssemblyExplicitLocals.cpp

4 lines

Diff 495466

llvm/lib/Target/AArch64/AArch64CollectLOH.cpp

Loading...

llvm/lib/Target/AMDGPU/AMDGPUInsertDelayAlu.cpp

Loading...

llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp

Loading...

llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp

Loading...

llvm/lib/Target/AMDGPU/SIInstrInfo.h

Loading...

llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp

Loading...

llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp

Loading...

llvm/lib/Target/ARC/ARCOptAddrMode.cpp

Loading...

llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp

Loading...

llvm/lib/Target/M68k/M68kInstrInfo.cpp

Loading...

llvm/lib/Target/RISCV/RISCVInstrInfo.cpp

Loading...

llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp

Loading...

llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp

Loading...