This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Add vsseg intrinsic for fixed length vectors

Authored by luke on Feb 28 2023, 5:03 PM.



These intrinsics are equivalent to the regular @llvm.riscv.vssegNF
intrinsics, only they accept fixed length vectors in their overloaded
types: The regular intrinsics only operate on scalable vectors.
These intrinsics convert the fixed length vectors to scalable ones, and
then lower it on to the regular scalable intrinsic.

This mirrors the intrinsics added in 0803dba7dd998ad073d75a32b65296734c10ae70
This will be used in a later patch with the Interleaved Access pass.

Diff Detail

Event Timeline

luke created this revision.Feb 28 2023, 5:03 PM
Herald added a project: Restricted Project. · View Herald TranscriptFeb 28 2023, 5:03 PM
luke requested review of this revision.Feb 28 2023, 5:03 PM
This revision is now accepted and ready to land.Mar 1 2023, 11:03 AM
This revision was landed with ongoing or failed builds.Mar 8 2023, 9:19 AM
This revision was automatically updated to reflect the committed changes.