This is an archive of the discontinued LLVM Phabricator instance.

[RISCV][NFC] Make interleaved access test more vectorizable

Authored by luke on Mar 20 2023, 10:39 AM.



The previous test case stored the result of a deinterleaved load and add
into the same source address, which resulted in some scatters which we
weren't testing for and made the tests harder to understand.
Store it at a separate address, which will make the tests easier to read
when the cost model is changed after D145085 is landed

Diff Detail

Event Timeline

luke created this revision.Mar 20 2023, 10:39 AM
Herald added a project: Restricted Project. · View Herald TranscriptMar 20 2023, 10:39 AM
luke requested review of this revision.Mar 20 2023, 10:39 AM
reames accepted this revision.Mar 22 2023, 7:47 AM


p.s. The previous case might be interesting to explore later. It should involve a stride store, but separating that into it's own patch series makes complete sense.

This revision is now accepted and ready to land.Mar 22 2023, 7:47 AM
This revision was landed with ongoing or failed builds.Mar 22 2023, 9:02 AM
This revision was automatically updated to reflect the committed changes.