Page MenuHomePhabricator

[RISCV] [1/2] Add IR intrinsic for Zbe extension
ClosedPublic

Authored by LevyHsu on Apr 23 2021, 12:56 AM.

Details

Summary

RV32/64:

bcomress
bdecompress

RV64 ONLY:

bcomressw
bdecompressw

Diff Detail

Event Timeline

LevyHsu created this revision.Apr 23 2021, 12:56 AM
LevyHsu requested review of this revision.Apr 23 2021, 12:56 AM
craig.topper added inline comments.Apr 23 2021, 3:11 PM
llvm/lib/Target/RISCV/RISCVInstrInfoB.td
36

Can you line up the start of the SDT* argument on each of these lines so that they're in columns like the ones above. I don't care that they don't line up with the ones above. I just want these 4 new ones to be lined up.

LevyHsu updated this revision to Diff 340322.Apr 24 2021, 7:03 PM
LevyHsu marked an inline comment as done.
  1. llvm/lib/Target/RISCV/RISCVInstrInfoB.td
    • Format fix: Aligned SDT*** for:
riscv_bcompress
      riscv_bcompressw
      riscv_bdecompress
      riscv_bdecompressw
This revision is now accepted and ready to land.Apr 25 2021, 10:06 AM
This revision was landed with ongoing or failed builds.Apr 25 2021, 7:16 PM
This revision was automatically updated to reflect the committed changes.