Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Paths
| Differential D94582
[RISCV] Rename mnemonics slliu.w->slli.uw and addu.w->add.uw to match 0.93 bitmanip spec. ClosedPublic Authored by craig.topper on Jan 12 2021, 10:17 PM.
Details
Diff Detail
Event TimelineHerald added subscribers: NickHung, evandro, apazos and 22 others. · View Herald TranscriptJan 12 2021, 10:17 PM craig.topper added a parent revision: D94580: [RISCV] Swap encodings of max and minu to match 0.93 bitmanip spec..Jan 14 2021, 1:04 PM craig.topper added a child revision: D94617: [RISCV] Add Zba feature and move add.uw and slli.uw to it.. This revision is now accepted and ready to land.Jan 20 2021, 3:37 AM Closed by commit rGb825278364d9: [RISCV] Rename mnemonics slliu.w->slli.uw and addu.w->add.uw to match 0.93… (authored by craig.topper). · Explain WhyJan 22 2021, 12:51 PM This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 318031 llvm/lib/Target/RISCV/RISCVInstrInfoB.td
llvm/test/CodeGen/RISCV/rv64Zbb.ll
llvm/test/MC/RISCV/rv64zbb-invalid.s
llvm/test/MC/RISCV/rv64zbb-valid.s
|