This is an archive of the discontinued LLVM Phabricator instance.

[3/8][RISCV] Add rounding mode control variant for vfmul, vfdiv, vfrdiv, vfwmul
ClosedPublic

Authored by eopXD on Jul 6 2023, 10:59 AM.

Details

Summary

Depends on D154629

For the cover letter of the patch-set, please checkout D154628.

This is the 3rd patch of the patch-set.

Diff Detail

Event Timeline

eopXD created this revision.Jul 6 2023, 10:59 AM
Herald added a project: Restricted Project. · View Herald TranscriptJul 6 2023, 10:59 AM
eopXD requested review of this revision.Jul 6 2023, 10:59 AM
Herald added projects: Restricted Project, Restricted Project. · View Herald TranscriptJul 6 2023, 10:59 AM
eopXD retitled this revision from [RISCV] Add rounding mode control variant for vfmul, vfdiv, vfrdiv, vfwmul to [3/8][RISCV] Add rounding mode control variant for vfmul, vfdiv, vfrdiv, vfwmul.Jul 6 2023, 11:09 AM
eopXD edited the summary of this revision. (Show Details)
eopXD updated this revision to Diff 538004.Jul 6 2023, 11:32 PM

Bump CI.

craig.topper accepted this revision.Jul 10 2023, 12:28 PM

LGTM

clang/lib/Sema/SemaChecking.cpp
4812

This needs to be rebased

This revision is now accepted and ready to land.Jul 10 2023, 12:28 PM
eopXD updated this revision to Diff 539434.Jul 12 2023, 2:16 AM

Change:

  • Rebase upon latest main and updated parent revisions
This revision was landed with ongoing or failed builds.Jul 13 2023, 12:44 AM
This revision was automatically updated to reflect the committed changes.