Upgrade RISC-V V extension to v1.0-08a0b46.
Indexed load/store have ordered and unordered form.
New whole vector load/store.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Paths
| Differential D93614
[RISCV] New vector load/store in V extension v1.0 ClosedPublic Authored by HsiangKai on Dec 20 2020, 11:26 PM.
Details Summary Upgrade RISC-V V extension to v1.0-08a0b46.
Diff Detail
Event TimelineHerald added subscribers: NickHung, luismarques, apazos and 24 others. · View Herald TranscriptDec 20 2020, 11:26 PM This revision is now accepted and ready to land.Dec 21 2020, 10:59 AM arcbbb added a child revision: D95028: [RISCV] Add intrinsics for vector unordered indexed loads in RVV 1.0.Jan 20 2021, 1:15 AM This revision was landed with ongoing or failed builds.Jan 21 2021, 3:30 PM Closed by commit rGb7ab6726b6de: [RISCV] New vector load/store in V extension v1.0 (authored by HsiangKai). · Explain Why This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 317776 llvm/include/llvm/IR/IntrinsicsRISCV.td
llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
llvm/lib/Target/RISCV/RISCVInstrInfoV.td
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll
llvm/test/MC/RISCV/rvv/aliases.s
llvm/test/MC/RISCV/rvv/load.s
llvm/test/MC/RISCV/rvv/store.s
llvm/test/MC/RISCV/rvv/zvlsseg.s
|