This is an archive of the discontinued LLVM Phabricator instance.

	Show First 20 Lines • Show All 152 Lines • ▼ Show 20 Lines

	Inclusion of a vendor extension will be considered on a case by case basis. All proposals should be brought to the bi-weekly RISCV sync calls for discussion. For a general idea of the factors likely to be considered, please see the `Clang documentation <https://clang.llvm.org/get_involved.html>`_.			Inclusion of a vendor extension will be considered on a case by case basis. All proposals should be brought to the bi-weekly RISCV sync calls for discussion. For a general idea of the factors likely to be considered, please see the `Clang documentation <https://clang.llvm.org/get_involved.html>`_.

	It is our intention to follow the naming conventions described in `riscv-non-isa/riscv-toolchain-conventions <https://github.com/riscv-non-isa/riscv-toolchain-conventions#conventions-for-vendor-extensions>`_. Exceptions to this naming will need to be strongly motivated.			It is our intention to follow the naming conventions described in `riscv-non-isa/riscv-toolchain-conventions <https://github.com/riscv-non-isa/riscv-toolchain-conventions#conventions-for-vendor-extensions>`_. Exceptions to this naming will need to be strongly motivated.

	The current vendor extensions supported are:			The current vendor extensions supported are:

	``XVentanaCondOps``			``XVentanaCondOps``
	LLVM implements `version 1.0.0 of the VTx-family custom instructions specification <https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf>`_ by Ventana Micro Systems. All instructions are prefixed with `vt.` as described in the specification, and the riscv-toolchai-convention document linked above. These instructions are only available for riscv64 at this time.			LLVM implements `version 1.0.0 of the VTx-family custom instructions specification <https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf>`_ by Ventana Micro Systems. All instructions are prefixed with `vt.` as described in the specification, and the riscv-toolchain-convention document linked above. These instructions are only available for riscv64 at this time.

	``XTHeadVdot``			``XTHeadVdot``
	LLVM implements `version 1.0.0 of the THeadV-family custom instructions specification <https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.2.0/xthead-2022-12-04-2.2.0.pdf>`_ by T-HEAD of Alibaba. All instructions are prefixed with `th.` as described in the specification, and the riscv-toolchai-convention document linked above.			LLVM implements `version 1.0.0 of the THeadV-family custom instructions specification <https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.2.0/xthead-2022-12-04-2.2.0.pdf>`_ by T-HEAD of Alibaba. All instructions are prefixed with `th.` as described in the specification, and the riscv-toolchain-convention document linked above.


	Specification Documents			Specification Documents
	=======================			=======================
	For ratified specifications, please refer to the `official RISC-V International			For ratified specifications, please refer to the `official RISC-V International
	page <https://riscv.org/technical/specifications/>`_. Make sure to check the			page <https://riscv.org/technical/specifications/>`_. Make sure to check the
	`wiki for not yet integrated extensions			`wiki for not yet integrated extensions
	<https://wiki.riscv.org/display/HOME/Recently+Ratified+Extensions>`_.			<https://wiki.riscv.org/display/HOME/Recently+Ratified+Extensions>`_.

This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Fix typos in RISCVUsage.rstClosedPublic

Details

Diff Detail

Event Timeline

Revision Contents

Diff 485470

llvm/docs/RISCVUsage.rst

[RISCV] Fix typos in RISCVUsage.rst
ClosedPublic