This is an archive of the discontinued LLVM Phabricator instance.

Differential D132724

[RISCV] Refactor for costs of integer min/max
ClosedPublic

Authored by Miss_Grape on Aug 26 2022, 2:02 AM.

Details

Reviewers
reames
Commits
rGa42e21deb891: [RISCV] Refactor for costs of integer min/max

Diff Detail

Event Timeline

Miss_Grape created this revision.Aug 26 2022, 2:02 AM
Herald added a project: Restricted Project. · View Herald TranscriptAug 26 2022, 2:02 AM
Herald added subscribers: sunshaoce, VincentWu, luke957 and 29 others. · View Herald Transcript
Miss_Grape requested review of this revision.Aug 26 2022, 2:02 AM
Herald added a project: Restricted Project. · View Herald TranscriptAug 26 2022, 2:02 AM
Herald added subscribers: llvm-commits, • pcwang-thead, eopXD and 2 others. · View Herald Transcript
Harbormaster completed remote builds in B183547: Diff 455833.Aug 26 2022, 2:59 AM
reames accepted this revision.Aug 26 2022, 7:41 AM

LGTM w/required change.

llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
594

Remove stray break.

This revision is now accepted and ready to land.Aug 26 2022, 7:41 AM
Closed by commit rGa42e21deb891: [RISCV] Refactor for costs of integer min/max (authored by Miss_Grape). · Explain WhyAug 28 2022, 7:44 PM
This revision was automatically updated to reflect the committed changes.
Miss_Grape added a commit: rGa42e21deb891: [RISCV] Refactor for costs of integer min/max.

Revision Contents

PathSize
llvm/
lib/
Target/
RISCV/
744 lines

Diff 456229

llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp

Show First 20 Lines • Show All 258 Lines • ▼ Show 20 LinesInstructionCost RISCVTTIImpl::getGatherScatterOpCost(
return NumLoads * MemOpCost; return NumLoads * MemOpCost;
} }
// Currently, these represent both throughput and codesize costs // Currently, these represent both throughput and codesize costs
// for the respective intrinsics. The costs in this table are simply // for the respective intrinsics. The costs in this table are simply
// instruction counts with the following adjustments made: // instruction counts with the following adjustments made:
// * One vsetvli is considered free. // * One vsetvli is considered free.
static const CostTblEntry VectorIntrinsicCostTable[]{ static const CostTblEntry VectorIntrinsicCostTable[]{
{Intrinsic::floor, MVT::v2f32, 15}, {Intrinsic::floor, MVT::v2f32, 15},
{Intrinsic::floor, MVT::v4f32, 15}, {Intrinsic::floor, MVT::v4f32, 15},
{Intrinsic::floor, MVT::v8f32, 15}, {Intrinsic::floor, MVT::v8f32, 15},
{Intrinsic::floor, MVT::v16f32, 15}, {Intrinsic::floor, MVT::v16f32, 15},
{Intrinsic::floor, MVT::nxv2f32, 15}, {Intrinsic::floor, MVT::nxv2f32, 15},
{Intrinsic::floor, MVT::nxv4f32, 15}, {Intrinsic::floor, MVT::nxv4f32, 15},
{Intrinsic::floor, MVT::nxv8f32, 15}, {Intrinsic::floor, MVT::nxv8f32, 15},
{Intrinsic::floor, MVT::nxv16f32, 15}, {Intrinsic::floor, MVT::nxv16f32, 15},
{Intrinsic::floor, MVT::v2f64, 15}, {Intrinsic::floor, MVT::v2f64, 15},
{Intrinsic::floor, MVT::v4f64, 15}, {Intrinsic::floor, MVT::v4f64, 15},
{Intrinsic::floor, MVT::v8f64, 15}, {Intrinsic::floor, MVT::v8f64, 15},
{Intrinsic::floor, MVT::v16f64, 15}, {Intrinsic::floor, MVT::v16f64, 15},
{Intrinsic::floor, MVT::nxv1f64, 15}, {Intrinsic::floor, MVT::nxv1f64, 15},
{Intrinsic::floor, MVT::nxv2f64, 15}, {Intrinsic::floor, MVT::nxv2f64, 15},
{Intrinsic::floor, MVT::nxv4f64, 15}, {Intrinsic::floor, MVT::nxv4f64, 15},
{Intrinsic::floor, MVT::nxv8f64, 15}, {Intrinsic::floor, MVT::nxv8f64, 15},
{Intrinsic::ceil, MVT::v2f32, 15}, {Intrinsic::ceil, MVT::v2f32, 15},
{Intrinsic::ceil, MVT::v4f32, 15}, {Intrinsic::ceil, MVT::v4f32, 15},
{Intrinsic::ceil, MVT::v8f32, 15}, {Intrinsic::ceil, MVT::v8f32, 15},
{Intrinsic::ceil, MVT::v16f32, 15}, {Intrinsic::ceil, MVT::v16f32, 15},
{Intrinsic::ceil, MVT::nxv2f32, 15}, {Intrinsic::ceil, MVT::nxv2f32, 15},
{Intrinsic::ceil, MVT::nxv4f32, 15}, {Intrinsic::ceil, MVT::nxv4f32, 15},
{Intrinsic::ceil, MVT::nxv8f32, 15}, {Intrinsic::ceil, MVT::nxv8f32, 15},
{Intrinsic::ceil, MVT::nxv16f32, 15}, {Intrinsic::ceil, MVT::nxv16f32, 15},
{Intrinsic::ceil, MVT::v2f64, 15}, {Intrinsic::ceil, MVT::v2f64, 15},
{Intrinsic::ceil, MVT::v4f64, 15}, {Intrinsic::ceil, MVT::v4f64, 15},
{Intrinsic::ceil, MVT::v8f64, 15}, {Intrinsic::ceil, MVT::v8f64, 15},
{Intrinsic::ceil, MVT::v16f64, 15}, {Intrinsic::ceil, MVT::v16f64, 15},
{Intrinsic::ceil, MVT::nxv1f64, 15}, {Intrinsic::ceil, MVT::nxv1f64, 15},
{Intrinsic::ceil, MVT::nxv2f64, 15}, {Intrinsic::ceil, MVT::nxv2f64, 15},
{Intrinsic::ceil, MVT::nxv4f64, 15}, {Intrinsic::ceil, MVT::nxv4f64, 15},
{Intrinsic::ceil, MVT::nxv8f64, 15}, {Intrinsic::ceil, MVT::nxv8f64, 15},
{Intrinsic::trunc, MVT::v2f32, 7}, {Intrinsic::trunc, MVT::v2f32, 7},
{Intrinsic::trunc, MVT::v4f32, 7}, {Intrinsic::trunc, MVT::v4f32, 7},
{Intrinsic::trunc, MVT::v8f32, 7}, {Intrinsic::trunc, MVT::v8f32, 7},
{Intrinsic::trunc, MVT::v16f32, 7}, {Intrinsic::trunc, MVT::v16f32, 7},
{Intrinsic::trunc, MVT::nxv2f32, 7}, {Intrinsic::trunc, MVT::nxv2f32, 7},
{Intrinsic::trunc, MVT::nxv4f32, 7}, {Intrinsic::trunc, MVT::nxv4f32, 7},
{Intrinsic::trunc, MVT::nxv8f32, 7}, {Intrinsic::trunc, MVT::nxv8f32, 7},
{Intrinsic::trunc, MVT::nxv16f32, 7}, {Intrinsic::trunc, MVT::nxv16f32, 7},
{Intrinsic::trunc, MVT::v2f64, 7}, {Intrinsic::trunc, MVT::v2f64, 7},
{Intrinsic::trunc, MVT::v4f64, 7}, {Intrinsic::trunc, MVT::v4f64, 7},
{Intrinsic::trunc, MVT::v8f64, 7}, {Intrinsic::trunc, MVT::v8f64, 7},
{Intrinsic::trunc, MVT::v16f64, 7}, {Intrinsic::trunc, MVT::v16f64, 7},
{Intrinsic::trunc, MVT::nxv1f64, 7}, {Intrinsic::trunc, MVT::nxv1f64, 7},
{Intrinsic::trunc, MVT::nxv2f64, 7}, {Intrinsic::trunc, MVT::nxv2f64, 7},
{Intrinsic::trunc, MVT::nxv4f64, 7}, {Intrinsic::trunc, MVT::nxv4f64, 7},
{Intrinsic::trunc, MVT::nxv8f64, 7}, {Intrinsic::trunc, MVT::nxv8f64, 7},
{Intrinsic::round, MVT::v2f32, 10}, {Intrinsic::round, MVT::v2f32, 10},
{Intrinsic::round, MVT::v4f32, 10}, {Intrinsic::round, MVT::v4f32, 10},
{Intrinsic::round, MVT::v8f32, 10}, {Intrinsic::round, MVT::v8f32, 10},
{Intrinsic::round, MVT::v16f32, 10}, {Intrinsic::round, MVT::v16f32, 10},
{Intrinsic::round, MVT::nxv2f32, 10}, {Intrinsic::round, MVT::nxv2f32, 10},
{Intrinsic::round, MVT::nxv4f32, 10}, {Intrinsic::round, MVT::nxv4f32, 10},
{Intrinsic::round, MVT::nxv8f32, 10}, {Intrinsic::round, MVT::nxv8f32, 10},
{Intrinsic::round, MVT::nxv16f32, 10}, {Intrinsic::round, MVT::nxv16f32, 10},
{Intrinsic::round, MVT::v2f64, 10}, {Intrinsic::round, MVT::v2f64, 10},
{Intrinsic::round, MVT::v4f64, 10}, {Intrinsic::round, MVT::v4f64, 10},
{Intrinsic::round, MVT::v8f64, 10}, {Intrinsic::round, MVT::v8f64, 10},
{Intrinsic::round, MVT::v16f64, 10}, {Intrinsic::round, MVT::v16f64, 10},
{Intrinsic::round, MVT::nxv1f64, 10}, {Intrinsic::round, MVT::nxv1f64, 10},
{Intrinsic::round, MVT::nxv2f64, 10}, {Intrinsic::round, MVT::nxv2f64, 10},
{Intrinsic::round, MVT::nxv4f64, 10}, {Intrinsic::round, MVT::nxv4f64, 10},
{Intrinsic::round, MVT::nxv8f64, 10}, {Intrinsic::round, MVT::nxv8f64, 10},
{Intrinsic::fabs, MVT::v2f32, 1}, {Intrinsic::fabs, MVT::v2f32, 1},
{Intrinsic::fabs, MVT::v4f32, 1}, {Intrinsic::fabs, MVT::v4f32, 1},
{Intrinsic::fabs, MVT::v8f32, 1}, {Intrinsic::fabs, MVT::v8f32, 1},
{Intrinsic::fabs, MVT::v16f32, 1}, {Intrinsic::fabs, MVT::v16f32, 1},
{Intrinsic::fabs, MVT::nxv2f32, 1}, {Intrinsic::fabs, MVT::nxv2f32, 1},
{Intrinsic::fabs, MVT::nxv4f32, 1}, {Intrinsic::fabs, MVT::nxv4f32, 1},
{Intrinsic::fabs, MVT::nxv8f32, 1}, {Intrinsic::fabs, MVT::nxv8f32, 1},
{Intrinsic::fabs, MVT::nxv16f32, 1}, {Intrinsic::fabs, MVT::nxv16f32, 1},
{Intrinsic::fabs, MVT::v2f64, 1}, {Intrinsic::fabs, MVT::v2f64, 1},
{Intrinsic::fabs, MVT::v4f64, 1}, {Intrinsic::fabs, MVT::v4f64, 1},
{Intrinsic::fabs, MVT::v8f64, 1}, {Intrinsic::fabs, MVT::v8f64, 1},
{Intrinsic::fabs, MVT::v16f64, 1}, {Intrinsic::fabs, MVT::v16f64, 1},
{Intrinsic::fabs, MVT::nxv1f64, 1}, {Intrinsic::fabs, MVT::nxv1f64, 1},
{Intrinsic::fabs, MVT::nxv2f64, 1}, {Intrinsic::fabs, MVT::nxv2f64, 1},
{Intrinsic::fabs, MVT::nxv4f64, 1}, {Intrinsic::fabs, MVT::nxv4f64, 1},
{Intrinsic::fabs, MVT::nxv8f64, 1}, {Intrinsic::fabs, MVT::nxv8f64, 1},
{Intrinsic::sqrt, MVT::v2f32, 1}, {Intrinsic::sqrt, MVT::v2f32, 1},
{Intrinsic::sqrt, MVT::v4f32, 1}, {Intrinsic::sqrt, MVT::v4f32, 1},
{Intrinsic::sqrt, MVT::v8f32, 1}, {Intrinsic::sqrt, MVT::v8f32, 1},
{Intrinsic::sqrt, MVT::v16f32, 1}, {Intrinsic::sqrt, MVT::v16f32, 1},
{Intrinsic::sqrt, MVT::nxv2f32, 1}, {Intrinsic::sqrt, MVT::nxv2f32, 1},
{Intrinsic::sqrt, MVT::nxv4f32, 1}, {Intrinsic::sqrt, MVT::nxv4f32, 1},
{Intrinsic::sqrt, MVT::nxv8f32, 1}, {Intrinsic::sqrt, MVT::nxv8f32, 1},
{Intrinsic::sqrt, MVT::nxv16f32, 1}, {Intrinsic::sqrt, MVT::nxv16f32, 1},
{Intrinsic::sqrt, MVT::v2f64, 1}, {Intrinsic::sqrt, MVT::v2f64, 1},
{Intrinsic::sqrt, MVT::v4f64, 1}, {Intrinsic::sqrt, MVT::v4f64, 1},
{Intrinsic::sqrt, MVT::v8f64, 1}, {Intrinsic::sqrt, MVT::v8f64, 1},
{Intrinsic::sqrt, MVT::v16f64, 1}, {Intrinsic::sqrt, MVT::v16f64, 1},
{Intrinsic::sqrt, MVT::nxv1f64, 1}, {Intrinsic::sqrt, MVT::nxv1f64, 1},
{Intrinsic::sqrt, MVT::nxv2f64, 1}, {Intrinsic::sqrt, MVT::nxv2f64, 1},
{Intrinsic::sqrt, MVT::nxv4f64, 1}, {Intrinsic::sqrt, MVT::nxv4f64, 1},
{Intrinsic::sqrt, MVT::nxv8f64, 1}, {Intrinsic::sqrt, MVT::nxv8f64, 1},
{Intrinsic::bswap, MVT::v2i16, 3}, {Intrinsic::bswap, MVT::v2i16, 3},
{Intrinsic::bswap, MVT::v4i16, 3}, {Intrinsic::bswap, MVT::v4i16, 3},
{Intrinsic::bswap, MVT::v8i16, 3}, {Intrinsic::bswap, MVT::v8i16, 3},
{Intrinsic::bswap, MVT::v16i16, 3}, {Intrinsic::bswap, MVT::v16i16, 3},
{Intrinsic::bswap, MVT::nxv2i16, 3}, {Intrinsic::bswap, MVT::nxv2i16, 3},
{Intrinsic::bswap, MVT::nxv4i16, 3}, {Intrinsic::bswap, MVT::nxv4i16, 3},
{Intrinsic::bswap, MVT::nxv8i16, 3}, {Intrinsic::bswap, MVT::nxv8i16, 3},
{Intrinsic::bswap, MVT::nxv16i16, 3}, {Intrinsic::bswap, MVT::nxv16i16, 3},
{Intrinsic::bswap, MVT::v2i32, 12}, {Intrinsic::bswap, MVT::v2i32, 12},
{Intrinsic::bswap, MVT::v4i32, 12}, {Intrinsic::bswap, MVT::v4i32, 12},
{Intrinsic::bswap, MVT::v8i32, 12}, {Intrinsic::bswap, MVT::v8i32, 12},
{Intrinsic::bswap, MVT::v16i32, 12}, {Intrinsic::bswap, MVT::v16i32, 12},
{Intrinsic::bswap, MVT::nxv2i32, 12}, {Intrinsic::bswap, MVT::nxv2i32, 12},
{Intrinsic::bswap, MVT::nxv4i32, 12}, {Intrinsic::bswap, MVT::nxv4i32, 12},
{Intrinsic::bswap, MVT::nxv8i32, 12}, {Intrinsic::bswap, MVT::nxv8i32, 12},
{Intrinsic::bswap, MVT::nxv16i32, 12}, {Intrinsic::bswap, MVT::nxv16i32, 12},
{Intrinsic::bswap, MVT::v2i64, 31}, {Intrinsic::bswap, MVT::v2i64, 31},
{Intrinsic::bswap, MVT::v4i64, 31}, {Intrinsic::bswap, MVT::v4i64, 31},
{Intrinsic::bswap, MVT::v8i64, 31}, {Intrinsic::bswap, MVT::v8i64, 31},
{Intrinsic::bswap, MVT::v16i64, 31}, {Intrinsic::bswap, MVT::v16i64, 31},
{Intrinsic::bswap, MVT::nxv2i64, 31}, {Intrinsic::bswap, MVT::nxv2i64, 31},
{Intrinsic::bswap, MVT::nxv4i64, 31}, {Intrinsic::bswap, MVT::nxv4i64, 31},
{Intrinsic::bswap, MVT::nxv8i64, 31}, {Intrinsic::bswap, MVT::nxv8i64, 31},
{Intrinsic::bitreverse, MVT::v2i8, 17}, {Intrinsic::bitreverse, MVT::v2i8, 17},
{Intrinsic::bitreverse, MVT::v4i8, 17}, {Intrinsic::bitreverse, MVT::v4i8, 17},
{Intrinsic::bitreverse, MVT::v8i8, 17}, {Intrinsic::bitreverse, MVT::v8i8, 17},
{Intrinsic::bitreverse, MVT::v16i8, 17}, {Intrinsic::bitreverse, MVT::v16i8, 17},
{Intrinsic::bitreverse, MVT::nxv2i8, 17}, {Intrinsic::bitreverse, MVT::nxv2i8, 17},
{Intrinsic::bitreverse, MVT::nxv4i8, 17}, {Intrinsic::bitreverse, MVT::nxv4i8, 17},
{Intrinsic::bitreverse, MVT::nxv8i8, 17}, {Intrinsic::bitreverse, MVT::nxv8i8, 17},
{Intrinsic::bitreverse, MVT::nxv16i8, 17}, {Intrinsic::bitreverse, MVT::nxv16i8, 17},
{Intrinsic::bitreverse, MVT::v2i16, 24}, {Intrinsic::bitreverse, MVT::v2i16, 24},
{Intrinsic::bitreverse, MVT::v4i16, 24}, {Intrinsic::bitreverse, MVT::v4i16, 24},
{Intrinsic::bitreverse, MVT::v8i16, 24}, {Intrinsic::bitreverse, MVT::v8i16, 24},
{Intrinsic::bitreverse, MVT::v16i16, 24}, {Intrinsic::bitreverse, MVT::v16i16, 24},
{Intrinsic::bitreverse, MVT::nxv2i16, 24}, {Intrinsic::bitreverse, MVT::nxv2i16, 24},
{Intrinsic::bitreverse, MVT::nxv4i16, 24}, {Intrinsic::bitreverse, MVT::nxv4i16, 24},
{Intrinsic::bitreverse, MVT::nxv8i16, 24}, {Intrinsic::bitreverse, MVT::nxv8i16, 24},
{Intrinsic::bitreverse, MVT::nxv16i16, 24}, {Intrinsic::bitreverse, MVT::nxv16i16, 24},
{Intrinsic::bitreverse, MVT::v2i32, 33}, {Intrinsic::bitreverse, MVT::v2i32, 33},
{Intrinsic::bitreverse, MVT::v4i32, 33}, {Intrinsic::bitreverse, MVT::v4i32, 33},
{Intrinsic::bitreverse, MVT::v8i32, 33}, {Intrinsic::bitreverse, MVT::v8i32, 33},
{Intrinsic::bitreverse, MVT::v16i32, 33}, {Intrinsic::bitreverse, MVT::v16i32, 33},
{Intrinsic::bitreverse, MVT::nxv2i32, 33}, {Intrinsic::bitreverse, MVT::nxv2i32, 33},
{Intrinsic::bitreverse, MVT::nxv4i32, 33}, {Intrinsic::bitreverse, MVT::nxv4i32, 33},
{Intrinsic::bitreverse, MVT::nxv8i32, 33}, {Intrinsic::bitreverse, MVT::nxv8i32, 33},
{Intrinsic::bitreverse, MVT::nxv16i32, 33}, {Intrinsic::bitreverse, MVT::nxv16i32, 33},
{Intrinsic::bitreverse, MVT::v2i64, 52}, {Intrinsic::bitreverse, MVT::v2i64, 52},
{Intrinsic::bitreverse, MVT::v4i64, 52}, {Intrinsic::bitreverse, MVT::v4i64, 52},
{Intrinsic::bitreverse, MVT::v8i64, 52}, {Intrinsic::bitreverse, MVT::v8i64, 52},
{Intrinsic::bitreverse, MVT::v16i64, 52}, {Intrinsic::bitreverse, MVT::v16i64, 52},
{Intrinsic::bitreverse, MVT::nxv2i64, 52}, {Intrinsic::bitreverse, MVT::nxv2i64, 52},
{Intrinsic::bitreverse, MVT::nxv4i64, 52}, {Intrinsic::bitreverse, MVT::nxv4i64, 52},
{Intrinsic::bitreverse, MVT::nxv8i64, 52}, {Intrinsic::bitreverse, MVT::nxv8i64, 52},
{Intrinsic::ctpop, MVT::v2i8, 12}, {Intrinsic::ctpop, MVT::v2i8, 12},
{Intrinsic::ctpop, MVT::v4i8, 12}, {Intrinsic::ctpop, MVT::v4i8, 12},
{Intrinsic::ctpop, MVT::v8i8, 12}, {Intrinsic::ctpop, MVT::v8i8, 12},
{Intrinsic::ctpop, MVT::v16i8, 12}, {Intrinsic::ctpop, MVT::v16i8, 12},
{Intrinsic::ctpop, MVT::nxv2i8, 12}, {Intrinsic::ctpop, MVT::nxv2i8, 12},
{Intrinsic::ctpop, MVT::nxv4i8, 12}, {Intrinsic::ctpop, MVT::nxv4i8, 12},
{Intrinsic::ctpop, MVT::nxv8i8, 12}, {Intrinsic::ctpop, MVT::nxv8i8, 12},
{Intrinsic::ctpop, MVT::nxv16i8, 12}, {Intrinsic::ctpop, MVT::nxv16i8, 12},
{Intrinsic::ctpop, MVT::v2i16, 19}, {Intrinsic::ctpop, MVT::v2i16, 19},
{Intrinsic::ctpop, MVT::v4i16, 19}, {Intrinsic::ctpop, MVT::v4i16, 19},
{Intrinsic::ctpop, MVT::v8i16, 19}, {Intrinsic::ctpop, MVT::v8i16, 19},
{Intrinsic::ctpop, MVT::v16i16, 19}, {Intrinsic::ctpop, MVT::v16i16, 19},
{Intrinsic::ctpop, MVT::nxv2i16, 19}, {Intrinsic::ctpop, MVT::nxv2i16, 19},
{Intrinsic::ctpop, MVT::nxv4i16, 19}, {Intrinsic::ctpop, MVT::nxv4i16, 19},
{Intrinsic::ctpop, MVT::nxv8i16, 19}, {Intrinsic::ctpop, MVT::nxv8i16, 19},
{Intrinsic::ctpop, MVT::nxv16i16, 19}, {Intrinsic::ctpop, MVT::nxv16i16, 19},
{Intrinsic::ctpop, MVT::v2i32, 20}, {Intrinsic::ctpop, MVT::v2i32, 20},
{Intrinsic::ctpop, MVT::v4i32, 20}, {Intrinsic::ctpop, MVT::v4i32, 20},
{Intrinsic::ctpop, MVT::v8i32, 20}, {Intrinsic::ctpop, MVT::v8i32, 20},
{Intrinsic::ctpop, MVT::v16i32, 20}, {Intrinsic::ctpop, MVT::v16i32, 20},
{Intrinsic::ctpop, MVT::nxv2i32, 20}, {Intrinsic::ctpop, MVT::nxv2i32, 20},
{Intrinsic::ctpop, MVT::nxv4i32, 20}, {Intrinsic::ctpop, MVT::nxv4i32, 20},
{Intrinsic::ctpop, MVT::nxv8i32, 20}, {Intrinsic::ctpop, MVT::nxv8i32, 20},
{Intrinsic::ctpop, MVT::nxv16i32, 20}, {Intrinsic::ctpop, MVT::nxv16i32, 20},
{Intrinsic::ctpop, MVT::v2i64, 21}, {Intrinsic::ctpop, MVT::v2i64, 21},
{Intrinsic::ctpop, MVT::v4i64, 21}, {Intrinsic::ctpop, MVT::v4i64, 21},
{Intrinsic::ctpop, MVT::v8i64, 21}, {Intrinsic::ctpop, MVT::v8i64, 21},
{Intrinsic::ctpop, MVT::v16i64, 21}, {Intrinsic::ctpop, MVT::v16i64, 21},
{Intrinsic::ctpop, MVT::nxv2i64, 21}, {Intrinsic::ctpop, MVT::nxv2i64, 21},
{Intrinsic::ctpop, MVT::nxv4i64, 21}, {Intrinsic::ctpop, MVT::nxv4i64, 21},
{Intrinsic::ctpop, MVT::nxv8i64, 21}, {Intrinsic::ctpop, MVT::nxv8i64, 21},
{Intrinsic::smax, MVT::v2i8, 1},
{Intrinsic::smax, MVT::v4i8, 1},
{Intrinsic::smax, MVT::v8i8, 1},
{Intrinsic::smax, MVT::v16i8, 1},
{Intrinsic::smax, MVT::nxv2i8, 1},
{Intrinsic::smax, MVT::nxv4i8, 1},
{Intrinsic::smax, MVT::nxv8i8, 1},
{Intrinsic::smax, MVT::nxv16i8, 1},
{Intrinsic::smax, MVT::v2i16, 1},
{Intrinsic::smax, MVT::v4i16, 1},
{Intrinsic::smax, MVT::v8i16, 1},
{Intrinsic::smax, MVT::v16i16, 1},
{Intrinsic::smax, MVT::nxv2i16, 1},
{Intrinsic::smax, MVT::nxv4i16, 1},
{Intrinsic::smax, MVT::nxv8i16, 1},
{Intrinsic::smax, MVT::nxv16i16, 1},
{Intrinsic::smax, MVT::v2i32, 1},
{Intrinsic::smax, MVT::v4i32, 1},
{Intrinsic::smax, MVT::v8i32, 1},
{Intrinsic::smax, MVT::v16i32, 1},
{Intrinsic::smax, MVT::nxv2i32, 1},
{Intrinsic::smax, MVT::nxv4i32, 1},
{Intrinsic::smax, MVT::nxv8i32, 1},
{Intrinsic::smax, MVT::nxv16i32, 1},
{Intrinsic::smax, MVT::v2i64, 1},
{Intrinsic::smax, MVT::v4i64, 1},
{Intrinsic::smax, MVT::v8i64, 1},
{Intrinsic::smax, MVT::v16i64, 1},
{Intrinsic::smax, MVT::nxv2i64, 1},
{Intrinsic::smax, MVT::nxv4i64, 1},
{Intrinsic::smax, MVT::nxv8i64, 1},
{Intrinsic::smin, MVT::v2i8, 1},
{Intrinsic::smin, MVT::v4i8, 1},
{Intrinsic::smin, MVT::v8i8, 1},
{Intrinsic::smin, MVT::v16i8, 1},
{Intrinsic::smin, MVT::nxv2i8, 1},
{Intrinsic::smin, MVT::nxv4i8, 1},
{Intrinsic::smin, MVT::nxv8i8, 1},
{Intrinsic::smin, MVT::nxv16i8, 1},
{Intrinsic::smin, MVT::v2i16, 1},
{Intrinsic::smin, MVT::v4i16, 1},
{Intrinsic::smin, MVT::v8i16, 1},
{Intrinsic::smin, MVT::v16i16, 1},
{Intrinsic::smin, MVT::nxv2i16, 1},
{Intrinsic::smin, MVT::nxv4i16, 1},
{Intrinsic::smin, MVT::nxv8i16, 1},
{Intrinsic::smin, MVT::nxv16i16, 1},
{Intrinsic::smin, MVT::v2i32, 1},
{Intrinsic::smin, MVT::v4i32, 1},
{Intrinsic::smin, MVT::v8i32, 1},
{Intrinsic::smin, MVT::v16i32, 1},
{Intrinsic::smin, MVT::nxv2i32, 1},
{Intrinsic::smin, MVT::nxv4i32, 1},
{Intrinsic::smin, MVT::nxv8i32, 1},
{Intrinsic::smin, MVT::nxv16i32, 1},
{Intrinsic::smin, MVT::v2i64, 1},
{Intrinsic::smin, MVT::v4i64, 1},
{Intrinsic::smin, MVT::v8i64, 1},
{Intrinsic::smin, MVT::v16i64, 1},
{Intrinsic::smin, MVT::nxv2i64, 1},
{Intrinsic::smin, MVT::nxv4i64, 1},
{Intrinsic::smin, MVT::nxv8i64, 1},
{Intrinsic::umax, MVT::v2i8, 1},
{Intrinsic::umax, MVT::v4i8, 1},
{Intrinsic::umax, MVT::v8i8, 1},
{Intrinsic::umax, MVT::v16i8, 1},
{Intrinsic::umax, MVT::nxv2i8, 1},
{Intrinsic::umax, MVT::nxv4i8, 1},
{Intrinsic::umax, MVT::nxv8i8, 1},
{Intrinsic::umax, MVT::nxv16i8, 1},
{Intrinsic::umax, MVT::v2i16, 1},
{Intrinsic::umax, MVT::v4i16, 1},
{Intrinsic::umax, MVT::v8i16, 1},
{Intrinsic::umax, MVT::v16i16, 1},
{Intrinsic::umax, MVT::nxv2i16, 1},
{Intrinsic::umax, MVT::nxv4i16, 1},
{Intrinsic::umax, MVT::nxv8i16, 1},
{Intrinsic::umax, MVT::nxv16i16, 1},
{Intrinsic::umax, MVT::v2i32, 1},
{Intrinsic::umax, MVT::v4i32, 1},
{Intrinsic::umax, MVT::v8i32, 1},
{Intrinsic::umax, MVT::v16i32, 1},
{Intrinsic::umax, MVT::nxv2i32, 1},
{Intrinsic::umax, MVT::nxv4i32, 1},
{Intrinsic::umax, MVT::nxv8i32, 1},
{Intrinsic::umax, MVT::nxv16i32, 1},
{Intrinsic::umax, MVT::v2i64, 1},
{Intrinsic::umax, MVT::v4i64, 1},
{Intrinsic::umax, MVT::v8i64, 1},
{Intrinsic::umax, MVT::v16i64, 1},
{Intrinsic::umax, MVT::nxv2i64, 1},
{Intrinsic::umax, MVT::nxv4i64, 1},
{Intrinsic::umax, MVT::nxv8i64, 1},
{Intrinsic::umin, MVT::v2i8, 1},
{Intrinsic::umin, MVT::v4i8, 1},
{Intrinsic::umin, MVT::v8i8, 1},
{Intrinsic::umin, MVT::v16i8, 1},
{Intrinsic::umin, MVT::nxv2i8, 1},
{Intrinsic::umin, MVT::nxv4i8, 1},
{Intrinsic::umin, MVT::nxv8i8, 1},
{Intrinsic::umin, MVT::nxv16i8, 1},
{Intrinsic::umin, MVT::v2i16, 1},
{Intrinsic::umin, MVT::v4i16, 1},
{Intrinsic::umin, MVT::v8i16, 1},
{Intrinsic::umin, MVT::v16i16, 1},
{Intrinsic::umin, MVT::nxv2i16, 1},
{Intrinsic::umin, MVT::nxv4i16, 1},
{Intrinsic::umin, MVT::nxv8i16, 1},
{Intrinsic::umin, MVT::nxv16i16, 1},
{Intrinsic::umin, MVT::v2i32, 1},
{Intrinsic::umin, MVT::v4i32, 1},
{Intrinsic::umin, MVT::v8i32, 1},
{Intrinsic::umin, MVT::v16i32, 1},
{Intrinsic::umin, MVT::nxv2i32, 1},
{Intrinsic::umin, MVT::nxv4i32, 1},
{Intrinsic::umin, MVT::nxv8i32, 1},
{Intrinsic::umin, MVT::nxv16i32, 1},
{Intrinsic::umin, MVT::v2i64, 1},
{Intrinsic::umin, MVT::v4i64, 1},
{Intrinsic::umin, MVT::v8i64, 1},
{Intrinsic::umin, MVT::v16i64, 1},
{Intrinsic::umin, MVT::nxv2i64, 1},
{Intrinsic::umin, MVT::nxv4i64, 1},
{Intrinsic::umin, MVT::nxv8i64, 1},
{Intrinsic::sadd_sat, MVT::v2i8, 1}, {Intrinsic::sadd_sat, MVT::v2i8, 1},
{Intrinsic::sadd_sat, MVT::v4i8, 1}, {Intrinsic::sadd_sat, MVT::v4i8, 1},
{Intrinsic::sadd_sat, MVT::v8i8, 1}, {Intrinsic::sadd_sat, MVT::v8i8, 1},
{Intrinsic::sadd_sat, MVT::v16i8, 1}, {Intrinsic::sadd_sat, MVT::v16i8, 1},
{Intrinsic::sadd_sat, MVT::nxv2i8, 1}, {Intrinsic::sadd_sat, MVT::nxv2i8, 1},
{Intrinsic::sadd_sat, MVT::nxv4i8, 1}, {Intrinsic::sadd_sat, MVT::nxv4i8, 1},
{Intrinsic::sadd_sat, MVT::nxv8i8, 1}, {Intrinsic::sadd_sat, MVT::nxv8i8, 1},
{Intrinsic::sadd_sat, MVT::nxv16i8, 1}, {Intrinsic::sadd_sat, MVT::nxv16i8, 1},
{Intrinsic::sadd_sat, MVT::v2i16, 1}, {Intrinsic::sadd_sat, MVT::v2i16, 1},
{Intrinsic::sadd_sat, MVT::v4i16, 1}, {Intrinsic::sadd_sat, MVT::v4i16, 1},
{Intrinsic::sadd_sat, MVT::v8i16, 1}, {Intrinsic::sadd_sat, MVT::v8i16, 1},
{Intrinsic::sadd_sat, MVT::v16i16, 1}, {Intrinsic::sadd_sat, MVT::v16i16, 1},
{Intrinsic::sadd_sat, MVT::nxv2i16, 1}, {Intrinsic::sadd_sat, MVT::nxv2i16, 1},
{Intrinsic::sadd_sat, MVT::nxv4i16, 1}, {Intrinsic::sadd_sat, MVT::nxv4i16, 1},
{Intrinsic::sadd_sat, MVT::nxv8i16, 1}, {Intrinsic::sadd_sat, MVT::nxv8i16, 1},
{Intrinsic::sadd_sat, MVT::nxv16i16, 1}, {Intrinsic::sadd_sat, MVT::nxv16i16, 1},
{Intrinsic::sadd_sat, MVT::v2i32, 1}, {Intrinsic::sadd_sat, MVT::v2i32, 1},
{Intrinsic::sadd_sat, MVT::v4i32, 1}, {Intrinsic::sadd_sat, MVT::v4i32, 1},
{Intrinsic::sadd_sat, MVT::v8i32, 1}, {Intrinsic::sadd_sat, MVT::v8i32, 1},
{Intrinsic::sadd_sat, MVT::v16i32, 1}, {Intrinsic::sadd_sat, MVT::v16i32, 1},
{Intrinsic::sadd_sat, MVT::nxv2i32, 1}, {Intrinsic::sadd_sat, MVT::nxv2i32, 1},
{Intrinsic::sadd_sat, MVT::nxv4i32, 1}, {Intrinsic::sadd_sat, MVT::nxv4i32, 1},
{Intrinsic::sadd_sat, MVT::nxv8i32, 1}, {Intrinsic::sadd_sat, MVT::nxv8i32, 1},
{Intrinsic::sadd_sat, MVT::nxv16i32, 1}, {Intrinsic::sadd_sat, MVT::nxv16i32, 1},
{Intrinsic::sadd_sat, MVT::v2i64, 1}, {Intrinsic::sadd_sat, MVT::v2i64, 1},
{Intrinsic::sadd_sat, MVT::v4i64, 1}, {Intrinsic::sadd_sat, MVT::v4i64, 1},
{Intrinsic::sadd_sat, MVT::v8i64, 1}, {Intrinsic::sadd_sat, MVT::v8i64, 1},
{Intrinsic::sadd_sat, MVT::v16i64, 1}, {Intrinsic::sadd_sat, MVT::v16i64, 1},
{Intrinsic::sadd_sat, MVT::nxv2i64, 1}, {Intrinsic::sadd_sat, MVT::nxv2i64, 1},
{Intrinsic::sadd_sat, MVT::nxv4i64, 1}, {Intrinsic::sadd_sat, MVT::nxv4i64, 1},
{Intrinsic::sadd_sat, MVT::nxv8i64, 1}, {Intrinsic::sadd_sat, MVT::nxv8i64, 1},
{Intrinsic::uadd_sat, MVT::v2i8, 1}, {Intrinsic::uadd_sat, MVT::v2i8, 1},
{Intrinsic::uadd_sat, MVT::v4i8, 1}, {Intrinsic::uadd_sat, MVT::v4i8, 1},
{Intrinsic::uadd_sat, MVT::v8i8, 1}, {Intrinsic::uadd_sat, MVT::v8i8, 1},
{Intrinsic::uadd_sat, MVT::v16i8, 1}, {Intrinsic::uadd_sat, MVT::v16i8, 1},
{Intrinsic::uadd_sat, MVT::nxv2i8, 1}, {Intrinsic::uadd_sat, MVT::nxv2i8, 1},
{Intrinsic::uadd_sat, MVT::nxv4i8, 1}, {Intrinsic::uadd_sat, MVT::nxv4i8, 1},
{Intrinsic::uadd_sat, MVT::nxv8i8, 1}, {Intrinsic::uadd_sat, MVT::nxv8i8, 1},
{Intrinsic::uadd_sat, MVT::nxv16i8, 1}, {Intrinsic::uadd_sat, MVT::nxv16i8, 1},
{Intrinsic::uadd_sat, MVT::v2i16, 1}, {Intrinsic::uadd_sat, MVT::v2i16, 1},
{Intrinsic::uadd_sat, MVT::v4i16, 1}, {Intrinsic::uadd_sat, MVT::v4i16, 1},
{Intrinsic::uadd_sat, MVT::v8i16, 1}, {Intrinsic::uadd_sat, MVT::v8i16, 1},
{Intrinsic::uadd_sat, MVT::v16i16, 1}, {Intrinsic::uadd_sat, MVT::v16i16, 1},
{Intrinsic::uadd_sat, MVT::nxv2i16, 1}, {Intrinsic::uadd_sat, MVT::nxv2i16, 1},
{Intrinsic::uadd_sat, MVT::nxv4i16, 1}, {Intrinsic::uadd_sat, MVT::nxv4i16, 1},
{Intrinsic::uadd_sat, MVT::nxv8i16, 1}, {Intrinsic::uadd_sat, MVT::nxv8i16, 1},
{Intrinsic::uadd_sat, MVT::nxv16i16, 1}, {Intrinsic::uadd_sat, MVT::nxv16i16, 1},
{Intrinsic::uadd_sat, MVT::v2i32, 1}, {Intrinsic::uadd_sat, MVT::v2i32, 1},
{Intrinsic::uadd_sat, MVT::v4i32, 1}, {Intrinsic::uadd_sat, MVT::v4i32, 1},
{Intrinsic::uadd_sat, MVT::v8i32, 1}, {Intrinsic::uadd_sat, MVT::v8i32, 1},
{Intrinsic::uadd_sat, MVT::v16i32, 1}, {Intrinsic::uadd_sat, MVT::v16i32, 1},
{Intrinsic::uadd_sat, MVT::nxv2i32, 1}, {Intrinsic::uadd_sat, MVT::nxv2i32, 1},
{Intrinsic::uadd_sat, MVT::nxv4i32, 1}, {Intrinsic::uadd_sat, MVT::nxv4i32, 1},
{Intrinsic::uadd_sat, MVT::nxv8i32, 1}, {Intrinsic::uadd_sat, MVT::nxv8i32, 1},
{Intrinsic::uadd_sat, MVT::nxv16i32, 1}, {Intrinsic::uadd_sat, MVT::nxv16i32, 1},
{Intrinsic::uadd_sat, MVT::v2i64, 1}, {Intrinsic::uadd_sat, MVT::v2i64, 1},
{Intrinsic::uadd_sat, MVT::v4i64, 1}, {Intrinsic::uadd_sat, MVT::v4i64, 1},
{Intrinsic::uadd_sat, MVT::v8i64, 1}, {Intrinsic::uadd_sat, MVT::v8i64, 1},
{Intrinsic::uadd_sat, MVT::v16i64, 1}, {Intrinsic::uadd_sat, MVT::v16i64, 1},
{Intrinsic::uadd_sat, MVT::nxv2i64, 1}, {Intrinsic::uadd_sat, MVT::nxv2i64, 1},
{Intrinsic::uadd_sat, MVT::nxv4i64, 1}, {Intrinsic::uadd_sat, MVT::nxv4i64, 1},
{Intrinsic::uadd_sat, MVT::nxv8i64, 1}, {Intrinsic::uadd_sat, MVT::nxv8i64, 1},
{Intrinsic::usub_sat, MVT::v2i8, 1}, {Intrinsic::usub_sat, MVT::v2i8, 1},
{Intrinsic::usub_sat, MVT::v4i8, 1}, {Intrinsic::usub_sat, MVT::v4i8, 1},
{Intrinsic::usub_sat, MVT::v8i8, 1}, {Intrinsic::usub_sat, MVT::v8i8, 1},
{Intrinsic::usub_sat, MVT::v16i8, 1}, {Intrinsic::usub_sat, MVT::v16i8, 1},
{Intrinsic::usub_sat, MVT::nxv2i8, 1}, {Intrinsic::usub_sat, MVT::nxv2i8, 1},
{Intrinsic::usub_sat, MVT::nxv4i8, 1}, {Intrinsic::usub_sat, MVT::nxv4i8, 1},
{Intrinsic::usub_sat, MVT::nxv8i8, 1}, {Intrinsic::usub_sat, MVT::nxv8i8, 1},
{Intrinsic::usub_sat, MVT::nxv16i8, 1}, {Intrinsic::usub_sat, MVT::nxv16i8, 1},
{Intrinsic::usub_sat, MVT::v2i16, 1}, {Intrinsic::usub_sat, MVT::v2i16, 1},
{Intrinsic::usub_sat, MVT::v4i16, 1}, {Intrinsic::usub_sat, MVT::v4i16, 1},
{Intrinsic::usub_sat, MVT::v8i16, 1}, {Intrinsic::usub_sat, MVT::v8i16, 1},
{Intrinsic::usub_sat, MVT::v16i16, 1}, {Intrinsic::usub_sat, MVT::v16i16, 1},
{Intrinsic::usub_sat, MVT::nxv2i16, 1}, {Intrinsic::usub_sat, MVT::nxv2i16, 1},
{Intrinsic::usub_sat, MVT::nxv4i16, 1}, {Intrinsic::usub_sat, MVT::nxv4i16, 1},
{Intrinsic::usub_sat, MVT::nxv8i16, 1}, {Intrinsic::usub_sat, MVT::nxv8i16, 1},
{Intrinsic::usub_sat, MVT::nxv16i16, 1}, {Intrinsic::usub_sat, MVT::nxv16i16, 1},
{Intrinsic::usub_sat, MVT::v2i32, 1}, {Intrinsic::usub_sat, MVT::v2i32, 1},
{Intrinsic::usub_sat, MVT::v4i32, 1}, {Intrinsic::usub_sat, MVT::v4i32, 1},
{Intrinsic::usub_sat, MVT::v8i32, 1}, {Intrinsic::usub_sat, MVT::v8i32, 1},
{Intrinsic::usub_sat, MVT::v16i32, 1}, {Intrinsic::usub_sat, MVT::v16i32, 1},
{Intrinsic::usub_sat, MVT::nxv2i32, 1}, {Intrinsic::usub_sat, MVT::nxv2i32, 1},
{Intrinsic::usub_sat, MVT::nxv4i32, 1}, {Intrinsic::usub_sat, MVT::nxv4i32, 1},
{Intrinsic::usub_sat, MVT::nxv8i32, 1}, {Intrinsic::usub_sat, MVT::nxv8i32, 1},
{Intrinsic::usub_sat, MVT::nxv16i32, 1}, {Intrinsic::usub_sat, MVT::nxv16i32, 1},
{Intrinsic::usub_sat, MVT::v2i64, 1}, {Intrinsic::usub_sat, MVT::v2i64, 1},
{Intrinsic::usub_sat, MVT::v4i64, 1}, {Intrinsic::usub_sat, MVT::v4i64, 1},
{Intrinsic::usub_sat, MVT::v8i64, 1}, {Intrinsic::usub_sat, MVT::v8i64, 1},
{Intrinsic::usub_sat, MVT::v16i64, 1}, {Intrinsic::usub_sat, MVT::v16i64, 1},
{Intrinsic::usub_sat, MVT::nxv2i64, 1}, {Intrinsic::usub_sat, MVT::nxv2i64, 1},
{Intrinsic::usub_sat, MVT::nxv4i64, 1}, {Intrinsic::usub_sat, MVT::nxv4i64, 1},
{Intrinsic::usub_sat, MVT::nxv8i64, 1}, {Intrinsic::usub_sat, MVT::nxv8i64, 1},
{Intrinsic::ssub_sat, MVT::v2i8, 1}, {Intrinsic::ssub_sat, MVT::v2i8, 1},
{Intrinsic::ssub_sat, MVT::v4i8, 1}, {Intrinsic::ssub_sat, MVT::v4i8, 1},
{Intrinsic::ssub_sat, MVT::v8i8, 1}, {Intrinsic::ssub_sat, MVT::v8i8, 1},
{Intrinsic::ssub_sat, MVT::v16i8, 1}, {Intrinsic::ssub_sat, MVT::v16i8, 1},
{Intrinsic::ssub_sat, MVT::nxv2i8, 1}, {Intrinsic::ssub_sat, MVT::nxv2i8, 1},
{Intrinsic::ssub_sat, MVT::nxv4i8, 1}, {Intrinsic::ssub_sat, MVT::nxv4i8, 1},
{Intrinsic::ssub_sat, MVT::nxv8i8, 1}, {Intrinsic::ssub_sat, MVT::nxv8i8, 1},
{Intrinsic::ssub_sat, MVT::nxv16i8, 1}, {Intrinsic::ssub_sat, MVT::nxv16i8, 1},
{Intrinsic::ssub_sat, MVT::v2i16, 1}, {Intrinsic::ssub_sat, MVT::v2i16, 1},
{Intrinsic::ssub_sat, MVT::v4i16, 1}, {Intrinsic::ssub_sat, MVT::v4i16, 1},
{Intrinsic::ssub_sat, MVT::v8i16, 1}, {Intrinsic::ssub_sat, MVT::v8i16, 1},
{Intrinsic::ssub_sat, MVT::v16i16, 1}, {Intrinsic::ssub_sat, MVT::v16i16, 1},
{Intrinsic::ssub_sat, MVT::nxv2i16, 1}, {Intrinsic::ssub_sat, MVT::nxv2i16, 1},
{Intrinsic::ssub_sat, MVT::nxv4i16, 1}, {Intrinsic::ssub_sat, MVT::nxv4i16, 1},
{Intrinsic::ssub_sat, MVT::nxv8i16, 1}, {Intrinsic::ssub_sat, MVT::nxv8i16, 1},
{Intrinsic::ssub_sat, MVT::nxv16i16, 1}, {Intrinsic::ssub_sat, MVT::nxv16i16, 1},
{Intrinsic::ssub_sat, MVT::v2i32, 1}, {Intrinsic::ssub_sat, MVT::v2i32, 1},
{Intrinsic::ssub_sat, MVT::v4i32, 1}, {Intrinsic::ssub_sat, MVT::v4i32, 1},
{Intrinsic::ssub_sat, MVT::v8i32, 1}, {Intrinsic::ssub_sat, MVT::v8i32, 1},
{Intrinsic::ssub_sat, MVT::v16i32, 1}, {Intrinsic::ssub_sat, MVT::v16i32, 1},
{Intrinsic::ssub_sat, MVT::nxv2i32, 1}, {Intrinsic::ssub_sat, MVT::nxv2i32, 1},
{Intrinsic::ssub_sat, MVT::nxv4i32, 1}, {Intrinsic::ssub_sat, MVT::nxv4i32, 1},
{Intrinsic::ssub_sat, MVT::nxv8i32, 1}, {Intrinsic::ssub_sat, MVT::nxv8i32, 1},
{Intrinsic::ssub_sat, MVT::nxv16i32, 1}, {Intrinsic::ssub_sat, MVT::nxv16i32, 1},
{Intrinsic::ssub_sat, MVT::v2i64, 1}, {Intrinsic::ssub_sat, MVT::v2i64, 1},
{Intrinsic::ssub_sat, MVT::v4i64, 1}, {Intrinsic::ssub_sat, MVT::v4i64, 1},
{Intrinsic::ssub_sat, MVT::v8i64, 1}, {Intrinsic::ssub_sat, MVT::v8i64, 1},
{Intrinsic::ssub_sat, MVT::v16i64, 1}, {Intrinsic::ssub_sat, MVT::v16i64, 1},
{Intrinsic::ssub_sat, MVT::nxv2i64, 1}, {Intrinsic::ssub_sat, MVT::nxv2i64, 1},
{Intrinsic::ssub_sat, MVT::nxv4i64, 1}, {Intrinsic::ssub_sat, MVT::nxv4i64, 1},
{Intrinsic::ssub_sat, MVT::nxv8i64, 1}, {Intrinsic::ssub_sat, MVT::nxv8i64, 1},
}; };
InstructionCost InstructionCost
RISCVTTIImpl::getIntrinsicInstrCost(const IntrinsicCostAttributes &ICA, RISCVTTIImpl::getIntrinsicInstrCost(const IntrinsicCostAttributes &ICA,
TTI::TargetCostKind CostKind) { TTI::TargetCostKind CostKind) {
auto *RetTy = ICA.getReturnType(); auto *RetTy = ICA.getReturnType();
switch (ICA.getID()) { switch (ICA.getID()) {
case Intrinsic::umin:
case Intrinsic::umax:
case Intrinsic::smin:
case Intrinsic::smax: {
auto LT = getTypeLegalizationCost(RetTy);
if ((ST->hasVInstructions() && LT.second.isVector()) ||
(LT.second.isScalarInteger() && ST->hasStdExtZbb()))
return LT.first;
break;
}
// TODO: add more intrinsic // TODO: add more intrinsic
case Intrinsic::experimental_stepvector: { case Intrinsic::experimental_stepvector: {
unsigned Cost = 1; // vid unsigned Cost = 1; // vid
auto LT = getTypeLegalizationCost(RetTy); auto LT = getTypeLegalizationCost(RetTy);
return Cost + (LT.first - 1); return Cost + (LT.first - 1);
} }
reamesUnsubmitted
Not Done
ReplyInline Actions

Remove stray break.

reames: Remove stray break.
default: default:
if (ST->hasVInstructions() && RetTy->isVectorTy()) { if (ST->hasVInstructions() && RetTy->isVectorTy()) {
auto LT = getTypeLegalizationCost(RetTy); auto LT = getTypeLegalizationCost(RetTy);
if (const auto *Entry = CostTableLookup(VectorIntrinsicCostTable, if (const auto *Entry = CostTableLookup(VectorIntrinsicCostTable,
ICA.getID(), LT.second)) ICA.getID(), LT.second))
return LT.first * Entry->Cost; return LT.first * Entry->Cost;
} }
break; break;
▲ Show 20 Lines • Show All 301 Lines • Show Last 20 Lines