This is an archive of the discontinued LLVM Phabricator instance.

[RISCV][DebugInfo] Implement RISCVRegisterInfo::getOffsetOpcodes for RISCV
AbandonedPublic

Authored by luke957 on Oct 29 2021, 9:30 AM.

Details

Summary

Implement RISCVRegisterInfo::getOffsetOpcodes for RISCV to avoid crashing when processing scalable vector debug info. In base class, TargetRegisterInfo::getOffsetOpcodes will not handle scalable offset(assert(!Offset.getScalable() && "Scalable offsets are not handled")). So first to remove the assert to avoid crashing.

Diff Detail

Event Timeline

luke957 created this revision.Oct 29 2021, 9:30 AM
luke957 requested review of this revision.Oct 29 2021, 9:30 AM
Herald added a project: Restricted Project. · View Herald TranscriptOct 29 2021, 9:30 AM
luke957 retitled this revision from [RISCV][DebugInfo] fix crash to [RISCV][DebugInfo] Implement RISCVRegisterInfo::getOffsetOpcodes for RISCV.Oct 29 2021, 9:51 PM
luke957 edited the summary of this revision. (Show Details)

I have a patch to fix the problem. https://reviews.llvm.org/D107432

I have a patch to fix the problem. https://reviews.llvm.org/D107432

Oh, thanks.