This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Remove floating point condition code legalization from lowerFixedLengthVectorSetccToRVV.
ClosedPublic

Authored by craig.topper on Mar 29 2021, 10:32 AM.

Details

Summary

After D98939, this is done by LegalizeVectorOps making this code dead.

Diff Detail

Event Timeline

craig.topper created this revision.Mar 29 2021, 10:32 AM
craig.topper requested review of this revision.Mar 29 2021, 10:32 AM
Herald added a project: Restricted Project. · View Herald TranscriptMar 29 2021, 10:32 AM
Herald added a subscriber: MaskRay. · View Herald Transcript
frasercrmck accepted this revision.Mar 30 2021, 1:29 AM

Lovely. I was hoping that we could do something like this.

This revision is now accepted and ready to land.Mar 30 2021, 1:29 AM