Page MenuHomePhabricator
Differential D122209

[RISCV] Allocate argument floating-point registers first
Needs ReviewPublic
Actions

Authored by pcwang-thead on Mar 21 2022, 10:51 PM.

Details

Reviewers
asb
craig.topper
Summary

Performance and code size have some mild improvements.

Diff Detail

Revision Contents
Changeset List

PathSize
llvm/
lib/
Target/
RISCV/
6 lines
test/
CodeGen/
RISCV/
1536 lines
1088 lines
32 lines
12 lines
8 lines
20 lines
64 lines
16 lines
92 lines
68 lines
140 lines
16 lines
24 lines
16 lines
133 lines
8 lines
64 lines
10 lines
85 lines
28 lines
68 lines
148 lines
228 lines
16 lines
16 lines
133 lines
8 lines
56 lines
85 lines
24 lines
68 lines
148 lines
16 lines
32 lines
376 lines
184 lines
8 lines
16 lines
56 lines
120 lines
24 lines
16 lines
16 lines
96 lines
4 lines
48 lines
80 lines
18 lines
rvv/
120 lines
120 lines
24 lines
12 lines
16 lines
84 lines
116 lines
116 lines
8 lines
434 lines
120 lines
60 lines
6 lines
6 lines
52 lines
214 lines
8 lines
32 lines
76 lines
24 lines
4 lines
8 lines
16 lines

Diff 417193

View Options

llvm/lib/Target/RISCV/RISCVRegisterInfo.td

Loading...
View Options

llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/calling-conv-half.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/calling-conv-vector-float.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/codemodel-lowering.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/copysign-casts.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-arith-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-arith.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-calling-conv.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-convert-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-convert.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-imm.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-mem.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-previous-failure.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-round-conv-sat.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-arith-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-arith.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-bit-preserving-dagcombines.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-convert-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-convert.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-imm.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-mem.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/float-round-conv-sat.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/fp-imm.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-arith-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-arith.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-bitmanip-dagcombines.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-convert-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-convert.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-fcmp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-imm.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-intrinsics.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-mem.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/half-round-conv-sat.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/inline-asm-zfh-constraint-f.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/interrupt-attr-nocall.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/module-target-abi.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rv64f-float-convert-strict.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rv64f-float-convert.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rv64zfh-half-convert.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-elen.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-vp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/fround-sdnode.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/ftrunc-sdnode.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/select-const.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/select-optimize-multiple.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/spill-fpr-scalar.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/subtarget-features-std-ext.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/vararg.ll

Loading...
View Options

llvm/test/CodeGen/RISCV/zfh-imm.ll

Loading...