This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Don't enable loop vectorizer interleaving if the V extension is scalable
AbandonedPublic

Authored by liaolucy on Mar 8 2022, 2:07 AM.

Details

Summary

Possible scalable vectorization does not require unroll

Diff Detail

Unit TestsFailed

Event Timeline

liaolucy created this revision.Mar 8 2022, 2:07 AM
liaolucy requested review of this revision.Mar 8 2022, 2:07 AM
kito-cheng added inline comments.Mar 8 2022, 2:11 AM
llvm/lib/Target/RISCV/RISCVSubtarget.h
226

useRVVForFixedLengthVectors() means we CAN use fixed vector but isn't means we CAN ONLY use fixed vector for vectorizer, so I think that would be vectorizer issue rather than backend's issue.

Allen added a subscriber: Allen.Mar 8 2022, 2:16 AM
llvm/lib/Target/RISCV/RISCVSubtarget.h
226

Thanks kito, any good modification suggestions?

liaolucy abandoned this revision.May 24 2023, 5:55 AM
evandro removed a subscriber: evandro.May 24 2023, 1:47 PM