Page MenuHomePhabricator

Restrict performPostLD1Combine to 64 and 128 bit vectors

Authored by mgabka on Jan 19 2022, 6:24 AM.



When wider vectors are used, for example fixed width SVE,
there is no patterns to select AArch64ISD::LD1LANEpost
nodes, so we should do an early exit.

Diff Detail

Event Timeline

mgabka created this revision.Jan 19 2022, 6:24 AM
mgabka requested review of this revision.Jan 19 2022, 6:24 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 19 2022, 6:24 AM
paulwalker-arm accepted this revision.Jan 25 2022, 2:52 AM
This revision is now accepted and ready to land.Jan 25 2022, 2:52 AM
Matt added a subscriber: Matt.Jan 25 2022, 3:15 PM
This revision was automatically updated to reflect the committed changes.