This is an archive of the discontinued LLVM Phabricator instance.

Differential D141394

[ReleaseNotes] Add Neoverse V2 CPU to LLVM's release notes
ClosedPublic

Authored by vhscampos on Jan 10 2023, 8:46 AM.

Details

Reviewers
dmgreen
david-arm
Commits
rGbb4870e6172a: [ReleaseNotes] Add Neoverse V2 CPU to LLVM's release notes
Summary

This new CPU was mentioned in Clang's release notes, but was missing
from LLVM's.

Diff Detail

Event Timeline

vhscampos created this revision.Jan 10 2023, 8:46 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 10 2023, 8:46 AM
vhscampos requested review of this revision.Jan 10 2023, 8:46 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 10 2023, 8:46 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
vhscampos added reviewers: dmgreen, david-arm.Jan 10 2023, 8:54 AM
Harbormaster completed remote builds in B206807: Diff 487822.Jan 10 2023, 9:41 AM
dmgreen accepted this revision.Jan 11 2023, 3:46 AM

SGTM

This revision is now accepted and ready to land.Jan 11 2023, 3:46 AM
This revision was landed with ongoing or failed builds.Jan 11 2023, 3:49 AM
Closed by commit rGbb4870e6172a: [ReleaseNotes] Add Neoverse V2 CPU to LLVM's release notes (authored by vhscampos). · Explain Why
This revision was automatically updated to reflect the committed changes.
vhscampos added a commit: rGbb4870e6172a: [ReleaseNotes] Add Neoverse V2 CPU to LLVM's release notes.

Revision Contents

PathSize
llvm/
docs/
1 line

Diff 488146

llvm/docs/ReleaseNotes.rst

Show First 20 Lines • Show All 113 Lines • ▼ Show 20 Lines
Changes to TableGen Changes to TableGen
------------------- -------------------
Changes to the AArch64 Backend Changes to the AArch64 Backend
------------------------------ ------------------------------
* Added support for the Cortex-A715 CPU. * Added support for the Cortex-A715 CPU.
* Added support for the Cortex-X3 CPU. * Added support for the Cortex-X3 CPU.
* Added support for the Neoverse V2 CPU.
* Added support for assembly for RME MEC (Memory Encryption Contexts). * Added support for assembly for RME MEC (Memory Encryption Contexts).
Changes to the AMDGPU Backend Changes to the AMDGPU Backend
----------------------------- -----------------------------
Changes to the ARM Backend Changes to the ARM Backend
-------------------------- --------------------------
▲ Show 20 Lines • Show All 166 Lines • Show Last 20 Lines