This can be used to explicitly model VPValues that depend on SCEV
expansion, like the step for inductions.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
| llvm/lib/Transforms/Vectorize/VPlan.cpp | ||
|---|---|---|
| 1359 | Set the single value per part? (Tests with UF>1 work?) | |
| llvm/lib/Transforms/Vectorize/VPlan.h | ||
| 1632 | but the recipe is currently placed in the header; place it in the pre-header once the latter is modelled in VPlan as a VPBasicBlock. | |
Comment Actions
Thanks Ayal! Latest comments should be addressed and I am planning on landing this soon.
| llvm/lib/Transforms/Vectorize/VPlan.cpp | ||
|---|---|---|
| 1367 | Should this set the value for all Parts from 0 to UF-1, or is only Part 0 needed? | |
| llvm/lib/Transforms/Vectorize/VPlan.cpp | ||
|---|---|---|
| 1367 | It's not needed for the anticipated use case, but I updated the code to set it for all UFs. | |
but the recipe is currently placed in the header; place it in the pre-header once the latter is modelled in VPlan as a VPBasicBlock.