This is an archive of the discontinued LLVM Phabricator instance.

[ARM] More unpredictable VCVT instructions.
ClosedPublic

Authored by dmgreen on Jul 6 2020, 2:46 AM.

Details

Summary

These extra vcvt instructions were missed from D81639 because they live in a different Domain, but should be treated in the same way.

Diff Detail

Event Timeline

dmgreen created this revision.Jul 6 2020, 2:46 AM
dmgreen updated this revision to Diff 275626.Jul 6 2020, 2:49 AM
dmgreen retitled this revision from [ARM to [ARM] More unpredicatable VCVT instructions..
dmgreen edited the summary of this revision. (Show Details)

Update test.

dmgreen retitled this revision from [ARM] More unpredicatable VCVT instructions. to [ARM] More unpredictable VCVT instructions..Jul 6 2020, 3:02 AM
efriedma added inline comments.Jul 16 2020, 1:32 PM
llvm/lib/Target/ARM/ARMInstrVFP.td
1603

Move this to AVConv1InsS_Encode?

llvm/unittests/Target/ARM/MachineInstrTest.cpp
1106

Unnecessary parentheses around first "&".

dmgreen updated this revision to Diff 278662.Jul 16 2020, 10:41 PM

Move to AVConv1InsS_Encode.

This revision is now accepted and ready to land.Jul 20 2020, 2:16 PM
This revision was automatically updated to reflect the committed changes.