This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Add InstAlias for Zbb Zbp and Zbs extension
ClosedPublic

Authored by LevyHsu on Apr 7 2021, 7:47 PM.

Details

Summary

Add InstAlias that allows the last operand to be an imm for following instructions:

  1. Zbb or Zbp:
    • ror
    • rorw (RV64 Only)
  1. Zbs
    • best
    • bclr
    • binv
    • bext

Diff Detail

Event Timeline

LevyHsu created this revision.Apr 7 2021, 7:47 PM
LevyHsu requested review of this revision.Apr 7 2021, 7:47 PM
craig.topper accepted this revision.Apr 8 2021, 11:02 AM

LGTM This matches what we do for immediate instructions in the base ISA.

This revision is now accepted and ready to land.Apr 8 2021, 11:02 AM
jrtc27 accepted this revision.Apr 8 2021, 11:14 AM
This revision was landed with ongoing or failed builds.Apr 8 2021, 11:52 AM
This revision was automatically updated to reflect the committed changes.

Hi guys, should we document these aliases in bitmanip spec doc?

Herald added a project: Restricted Project. · View Herald TranscriptJul 19 2022, 12:43 AM