This is an archive of the discontinued LLVM Phabricator instance.

[ARM] Add a number of intrinsics for MVE lane interleaving
ClosedPublic

Authored by dmgreen on Feb 23 2021, 7:23 AM.

Details

Summary

Add a number of intrinsics which natively lower to MVE operations to the lane interleaving pass, allowing it to efficiently interleave the lanes of chucks of operations containing these intrinsics.

Diff Detail

Event Timeline

dmgreen created this revision.Feb 23 2021, 7:23 AM
dmgreen requested review of this revision.Feb 23 2021, 7:23 AM
Herald added a project: Restricted Project. · View Herald TranscriptFeb 23 2021, 7:23 AM
This revision is now accepted and ready to land.Apr 12 2021, 12:38 AM
This revision was landed with ongoing or failed builds.Apr 12 2021, 9:23 AM
This revision was automatically updated to reflect the committed changes.