This is an archive of the discontinued LLVM Phabricator instance.

Differential D132207

Precommit tests for D132206
AbandonedPublic

Authored by Jimerlife on Aug 19 2022, 12:05 AM.

Details

Reviewers
RKSimon
craig.topper
sdesmalen
david-arm
benshi001
Summary

Precommit tests for D132206

Diff Detail

Revision Contents

PathSize
llvm/
test/
CodeGen/
RISCV/
rvv/
47 lines
47 lines

Diff 453902

llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll

Show First 20 Lines • Show All 7,560 Lines • ▼ Show 20 Lines
; RV64-NEXT: vrgather.vi v16, v8, 1 ; RV64-NEXT: vrgather.vi v16, v8, 1
; RV64-NEXT: vmul.vv v8, v8, v16 ; RV64-NEXT: vmul.vv v8, v8, v16
; RV64-NEXT: vmv.x.s a0, v8 ; RV64-NEXT: vmv.x.s a0, v8
; RV64-NEXT: ret ; RV64-NEXT: ret
%v = load <64 x i64>, <64 x i64>* %x %v = load <64 x i64>, <64 x i64>* %x
%red = call i64 @llvm.vector.reduce.mul.v64i64(<64 x i64> %v) %red = call i64 @llvm.vector.reduce.mul.v64i64(<64 x i64> %v)
ret i64 %red ret i64 %red
} }
define i8 @fold_vreduce_xor_v2i8() {
; CHECK-LABEL: fold_vreduce_xor_v2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 2, e8, mf8, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vmv.s.x v9, zero
; CHECK-NEXT: vredxor.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%elt.head = insertelement <2 x i8> poison, i8 4, i32 0
%vb = shufflevector <2 x i8> %elt.head, <2 x i8> poison, <2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.xor.v2i8(<2 x i8> %vb)
ret i8 %red
}
define i8 @fold_vreduce_or_v2i8() {
; CHECK-LABEL: fold_vreduce_or_v2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 2, e8, mf8, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vmv.s.x v9, zero
; CHECK-NEXT: vredor.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%elt.head = insertelement <2 x i8> poison, i8 4, i32 0
%vb = shufflevector <2 x i8> %elt.head, <2 x i8> poison, <2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.or.v2i8(<2 x i8> %vb)
ret i8 %red
}
define i8 @fold_vreduce_and_v2i8() {
; CHECK-LABEL: fold_vreduce_and_v2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetivli zero, 2, e8, mf8, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vsetivli zero, 1, e8, m1, ta, mu
; CHECK-NEXT: vmv.v.i v9, -1
; CHECK-NEXT: vsetivli zero, 2, e8, mf8, ta, mu
; CHECK-NEXT: vredand.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%elt.head = insertelement <2 x i8> poison, i8 4, i32 0
%vb = shufflevector <2 x i8> %elt.head, <2 x i8> poison, <2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.and.v2i8(<2 x i8> %vb)
ret i8 %red
}

llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll

Show First 20 Lines • Show All 2,253 Lines • ▼ Show 20 Lines
; RV64-NEXT: vmv.s.x v12, zero ; RV64-NEXT: vmv.s.x v12, zero
; RV64-NEXT: vsetvli a0, zero, e64, m4, ta, mu ; RV64-NEXT: vsetvli a0, zero, e64, m4, ta, mu
; RV64-NEXT: vredxor.vs v8, v8, v12 ; RV64-NEXT: vredxor.vs v8, v8, v12
; RV64-NEXT: vmv.x.s a0, v8 ; RV64-NEXT: vmv.x.s a0, v8
; RV64-NEXT: ret ; RV64-NEXT: ret
%red = call i64 @llvm.vector.reduce.xor.nxv4i64(<vscale x 4 x i64> %v) %red = call i64 @llvm.vector.reduce.xor.nxv4i64(<vscale x 4 x i64> %v)
ret i64 %red ret i64 %red
} }
define signext i8 @fold_vreduce_xor_nxv2i8(<vscale x 2 x i8> %v) {
; CHECK-LABEL: fold_vreduce_xor_nxv2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a0, zero, e8, mf4, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vmv.s.x v9, zero
; CHECK-NEXT: vredxor.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%head = insertelement <vscale x 2 x i8> poison, i8 4, i32 0
%splat = shufflevector <vscale x 2 x i8> %head, <vscale x 2 x i8> poison, <vscale x 2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.xor.nxv2i8(<vscale x 2 x i8> %splat)
ret i8 %red
}
define signext i8 @fold_vreduce_or_nxv2i8(<vscale x 2 x i8> %v) {
; CHECK-LABEL: fold_vreduce_or_nxv2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a0, zero, e8, mf4, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vmv.s.x v9, zero
; CHECK-NEXT: vredor.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%head = insertelement <vscale x 2 x i8> poison, i8 4, i32 0
%splat = shufflevector <vscale x 2 x i8> %head, <vscale x 2 x i8> poison, <vscale x 2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.or.nxv2i8(<vscale x 2 x i8> %splat)
ret i8 %red
}
define signext i8 @fold_vreduce_and_nxv2i8(<vscale x 2 x i8> %v) {
; CHECK-LABEL: fold_vreduce_and_nxv2i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vsetvli a0, zero, e8, mf4, ta, mu
; CHECK-NEXT: vmv.v.i v8, 4
; CHECK-NEXT: vsetivli zero, 1, e8, m1, ta, mu
; CHECK-NEXT: vmv.v.i v9, -1
; CHECK-NEXT: vsetvli a0, zero, e8, mf4, ta, mu
; CHECK-NEXT: vredand.vs v8, v8, v9
; CHECK-NEXT: vmv.x.s a0, v8
; CHECK-NEXT: ret
%head = insertelement <vscale x 2 x i8> poison, i8 4, i32 0
%splat = shufflevector <vscale x 2 x i8> %head, <vscale x 2 x i8> poison, <vscale x 2 x i32> zeroinitializer
%red = call i8 @llvm.vector.reduce.and.nxv2i8(<vscale x 2 x i8> %splat)
ret i8 %red
}