This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Add VL patterns for vector widening floating-point fused multiply-add instructions.
ClosedPublic

Authored by jacquesguan on Apr 27 2022, 12:29 AM.

Details

Summary

This patch adds VL patterns for vector widening floating-point fused multiply-add instructions to support fixed length vector type.

Diff Detail

Event Timeline

jacquesguan created this revision.Apr 27 2022, 12:29 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 27 2022, 12:29 AM
jacquesguan requested review of this revision.Apr 27 2022, 12:29 AM
craig.topper added inline comments.May 4 2022, 11:27 PM
llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
945

Is this longer than 80 columns?

format code.

jacquesguan added inline comments.May 6 2022, 7:22 PM
llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
945

Done.

This revision is now accepted and ready to land.May 19 2022, 10:18 PM
This revision was landed with ongoing or failed builds.May 20 2022, 12:11 AM
This revision was automatically updated to reflect the committed changes.