This is an archive of the discontinued LLVM Phabricator instance.

Differential D123291

[RISCV] Select unmasked FP setcc insts via ISel post-process
ClosedPublic

Authored by frasercrmck on Apr 7 2022, 1:44 AM.

Details

Reviewers
craig.topper
rogfer01
arcbbb
Commits
rG34e1b4774a47: [RISCV] Select unmasked FP setcc insts via ISel post-process
Summary

Similar to D123217 but for the floating-point patterns. No change in
generated output, while reducing the generated table size.

Diff Detail

Event Timeline

frasercrmck created this revision.Apr 7 2022, 1:44 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 7 2022, 1:45 AM
Herald added subscribers: sunshaoce, VincentWu, luke957 and 27 others. · View Herald Transcript
frasercrmck requested review of this revision.Apr 7 2022, 1:45 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 7 2022, 1:45 AM
Herald added subscribers: llvm-commits, • pcwang-thead, eopXD, MaskRay. · View Herald Transcript
Harbormaster completed remote builds in B158427: Diff 421129.Apr 7 2022, 2:26 AM
arcbbb accepted this revision.Apr 8 2022, 5:50 AM

LGTM

This revision is now accepted and ready to land.Apr 8 2022, 5:50 AM
This revision was landed with ongoing or failed builds.Apr 8 2022, 9:25 AM
Closed by commit rG34e1b4774a47: [RISCV] Select unmasked FP setcc insts via ISel post-process (authored by frasercrmck). · Explain Why
This revision was automatically updated to reflect the committed changes.
frasercrmck added a commit: rG34e1b4774a47: [RISCV] Select unmasked FP setcc insts via ISel post-process.

Revision Contents

PathSize
llvm/
lib/
Target/
RISCV/
23 lines

Diff 421551

llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td

Show First 20 Lines • Show All 537 Lines • ▼ Show 20 Lines
multiclass VPatFPSetCCVL_VV_VF_FV<CondCode cc, multiclass VPatFPSetCCVL_VV_VF_FV<CondCode cc,
string inst_name, string inst_name,
string swapped_op_inst_name> { string swapped_op_inst_name> {
foreach fvti = AllFloatVectors in { foreach fvti = AllFloatVectors in {
def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1), def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1),
fvti.RegClass:$rs2, fvti.RegClass:$rs2,
cc, cc,
(fvti.Mask true_mask),
VLOpFrag)),
(!cast<Instruction>(inst_name#"_VV_"#fvti.LMul.MX)
fvti.RegClass:$rs1, fvti.RegClass:$rs2, GPR:$vl, fvti.Log2SEW)>;
def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1),
fvti.RegClass:$rs2,
cc,
(fvti.Mask V0), (fvti.Mask V0),
VLOpFrag)), VLOpFrag)),
(!cast<Instruction>(inst_name#"_VV_"#fvti.LMul.MX#"_MASK") (!cast<Instruction>(inst_name#"_VV_"#fvti.LMul.MX#"_MASK")
(fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1, (fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1,
fvti.RegClass:$rs2, (fvti.Mask V0), fvti.RegClass:$rs2, (fvti.Mask V0),
GPR:$vl, fvti.Log2SEW)>; GPR:$vl, fvti.Log2SEW)>;
def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1), def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1),
(SplatFPOp fvti.ScalarRegClass:$rs2), (SplatFPOp fvti.ScalarRegClass:$rs2),
cc, cc,
(fvti.Mask true_mask),
VLOpFrag)),
(!cast<Instruction>(inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX)
fvti.RegClass:$rs1, fvti.ScalarRegClass:$rs2,
GPR:$vl, fvti.Log2SEW)>;
def : Pat<(fvti.Mask (riscv_setcc_vl (fvti.Vector fvti.RegClass:$rs1),
(SplatFPOp fvti.ScalarRegClass:$rs2),
cc,
(fvti.Mask V0), (fvti.Mask V0),
VLOpFrag)), VLOpFrag)),
(!cast<Instruction>(inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX#"_MASK") (!cast<Instruction>(inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX#"_MASK")
(fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1, (fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1,
fvti.ScalarRegClass:$rs2, (fvti.Mask V0), fvti.ScalarRegClass:$rs2, (fvti.Mask V0),
GPR:$vl, fvti.Log2SEW)>; GPR:$vl, fvti.Log2SEW)>;
def : Pat<(fvti.Mask (riscv_setcc_vl (SplatFPOp fvti.ScalarRegClass:$rs2), def : Pat<(fvti.Mask (riscv_setcc_vl (SplatFPOp fvti.ScalarRegClass:$rs2),
(fvti.Vector fvti.RegClass:$rs1), (fvti.Vector fvti.RegClass:$rs1),
cc, cc,
(fvti.Mask true_mask),
VLOpFrag)),
(!cast<Instruction>(swapped_op_inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX)
fvti.RegClass:$rs1, fvti.ScalarRegClass:$rs2,
GPR:$vl, fvti.Log2SEW)>;
def : Pat<(fvti.Mask (riscv_setcc_vl (SplatFPOp fvti.ScalarRegClass:$rs2),
(fvti.Vector fvti.RegClass:$rs1),
cc,
(fvti.Mask V0), (fvti.Mask V0),
VLOpFrag)), VLOpFrag)),
(!cast<Instruction>(swapped_op_inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX#"_MASK") (!cast<Instruction>(swapped_op_inst_name#"_V"#fvti.ScalarSuffix#"_"#fvti.LMul.MX#"_MASK")
(fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1, (fvti.Mask (IMPLICIT_DEF)), fvti.RegClass:$rs1,
fvti.ScalarRegClass:$rs2, (fvti.Mask V0), fvti.ScalarRegClass:$rs2, (fvti.Mask V0),
GPR:$vl, fvti.Log2SEW)>; GPR:$vl, fvti.Log2SEW)>;
} }
} }
▲ Show 20 Lines • Show All 1,408 Lines • Show Last 20 Lines