This is an archive of the discontinued LLVM Phabricator instance.

[WIP][AARCH64] Enable GEP optimizations by default
Needs ReviewPublic

Authored by djtodoro on Nov 5 2021, 8:11 AM.
This revision needs review, but there are no reviewers specified.



This patch enables the SeparateConstOffsetFromGEP Pass for the AARCH64 target by default. It was disabled by default with cd2334.

Targets such as PPC, AMDGPU and NPTX run Straight Line Strength Reduce, GVN and Nary Reassociate Passes along with the SeparateConstOffsetFromGEP, so that may solve the issues found back then in the AARCH64 case.

This will address the [0].

TODO: Get the data on SPEC benchmark.


Co-authored-by: @mmatic05, @milica-lazarevic, @dmilosevic141

Diff Detail