Page MenuHomePhabricator

[RISCV] Add isel patterns to match sbset/sbclr/sbinv/sbext even if the shift amount isn't masked.

Authored by craig.topper on Nov 7 2020, 2:54 PM.



This uses the shiftop PatFrags to handle the masked shift amount
and unmasked shift amount cases. That also checks XLen as part
of the masked amount check so we don't need separate RV32 and RV64

Diff Detail

Event Timeline

craig.topper created this revision.Nov 7 2020, 2:54 PM
Herald added a project: Restricted Project. · View Herald TranscriptNov 7 2020, 2:54 PM
craig.topper requested review of this revision.Nov 7 2020, 2:54 PM
This revision is now accepted and ready to land.Nov 9 2020, 2:16 AM
This revision was landed with ongoing or failed builds.Nov 9 2020, 9:56 AM
This revision was automatically updated to reflect the committed changes.