This implement the assemble and disassemble support of RISCV Vector extension Zvlsseg instructions, base on the 0.8 spec version.
Diff Detail
Diff Detail
Event Timeline
Comment Actions
I'm not familiar with the vector extension, but given the title of the patch, I have an integration question: It looks like this is enabled by use of the vector target feature, but the name 'Zvlsseg' suggests it's something optional/extra. If the intent to have this enabled unconditionally with 'v', or does it make sense to add features like what was done for bitmanip, where each 'Zb*' part can be enabled/disabled indepenently?
Comment Actions
Following your suggestion, I added the experimental-zvlsseg feature to enable the zvlsseg instructions,thanks