Add missing early clobber and widen constraints for vector crypto instruction: vwsll
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
llvm/lib/Target/RISCV/RISCVInstrInfoZvk.td | ||
---|---|---|
142 | I don't think we usually indent after let when there aren't curly braces involved. |
I don't think we usually indent after let when there aren't curly braces involved.