This is an archive of the discontinued LLVM Phabricator instance.

Differential D120241

[RISCV] Supplement more tests for SHLFI and UNSHFLI aliaes in Zbp extension
ClosedPublic

Authored by Jimerlife on Feb 21 2022, 3:30 AM.

Details

Reviewers
craig.topper
asb
benshi001
jrtc27
Commits
rG294072e10b99: [RISCV] Add more tests for SHLFI and UNSHFLI aliaes in Zbp extension
Summary

After this https://reviews.llvm.org/D120015 patch, also some shfli and unshlfi aliaes tests are missing.

RV32/RV64:
zip.n/zip2.b/zip.b/zip4.h/zip2.h/zip.h
unzip.n/unzip2.b/unzip.b/unzip4.h/unzip2.h/unzip.h

Diff Detail

Event Timeline

Jimerlife created this revision.Feb 21 2022, 3:30 AM
Herald added subscribers: VincentWu, luke957, achieveartificialintelligence and 24 others. · View Herald TranscriptFeb 21 2022, 3:30 AM
Jimerlife requested review of this revision.Feb 21 2022, 3:30 AM
Herald added subscribers: llvm-commits, • pcwang-thead, eopXD and 2 others. · View Herald TranscriptFeb 21 2022, 3:30 AM
Harbormaster completed remote builds in B150666: Diff 410262.Feb 21 2022, 4:11 AM
craig.topper accepted this revision.Feb 21 2022, 10:59 AM

LGTM

This revision is now accepted and ready to land.Feb 21 2022, 10:59 AM
This revision was landed with ongoing or failed builds.Feb 21 2022, 6:22 PM
Closed by commit rG294072e10b99: [RISCV] Add more tests for SHLFI and UNSHFLI aliaes in Zbp extension (authored by Jimerlife, committed by benshi001). · Explain Why
This revision was automatically updated to reflect the committed changes.
benshi001 added a commit: rG294072e10b99: [RISCV] Add more tests for SHLFI and UNSHFLI aliaes in Zbp extension.

Revision Contents

PathSize
llvm/
test/
CodeGen/
RISCV/
108 lines
216 lines

Diff 410425

llvm/test/CodeGen/RISCV/rv32zbp-intrinsic.ll

Show First 20 Lines • Show All 77 Lines • ▼ Show 20 Lines
; RV32ZBP: # %bb.0: ; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: shfl a0, a0, a1 ; RV32ZBP-NEXT: shfl a0, a0, a1
; RV32ZBP-NEXT: ret ; RV32ZBP-NEXT: ret
%c = and i32 %b, 15 %c = and i32 %b, 15
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 %c) %tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 %c)
ret i32 %tmp ret i32 %tmp
} }
define i32 @zipni32(i32 %a) nounwind {
; RV32ZBP-LABEL: zipni32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip.n a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 1)
ret i32 %tmp
}
define i32 @zip2bi32(i32 %a) nounwind {
; RV32ZBP-LABEL: zip2bi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip2.b a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 2)
ret i32 %tmp
}
define i32 @zipbi32(i32 %a) nounwind {
; RV32ZBP-LABEL: zipbi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip.b a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 3)
ret i32 %tmp
}
define i32 @zip4hi32(i32 %a) nounwind {
; RV32ZBP-LABEL: zip4hi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip4.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 4)
ret i32 %tmp
}
define i32 @zip2hi32(i32 %a) nounwind {
; RV32ZBP-LABEL: zip2hi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip2.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 6)
ret i32 %tmp
}
define i32 @ziphi32(i32 %a) nounwind {
; RV32ZBP-LABEL: ziphi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: zip.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 7)
ret i32 %tmp
}
define i32 @shfli32(i32 %a) nounwind { define i32 @shfli32(i32 %a) nounwind {
; RV32ZBP-LABEL: shfli32: ; RV32ZBP-LABEL: shfli32:
; RV32ZBP: # %bb.0: ; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: shfli a0, a0, 13 ; RV32ZBP-NEXT: shfli a0, a0, 13
; RV32ZBP-NEXT: ret ; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 13) %tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 13)
ret i32 %tmp ret i32 %tmp
} }
▲ Show 20 Lines • Show All 50 Lines • ▼ Show 20 Lines
; RV32ZBP: # %bb.0: ; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unshfl a0, a0, a1 ; RV32ZBP-NEXT: unshfl a0, a0, a1
; RV32ZBP-NEXT: ret ; RV32ZBP-NEXT: ret
%c = and i32 %b, 15 %c = and i32 %b, 15
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 %c) %tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 %c)
ret i32 %tmp ret i32 %tmp
} }
define i32 @unzipni32(i32 %a) nounwind {
; RV32ZBP-LABEL: unzipni32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip.n a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 1)
ret i32 %tmp
}
define i32 @unzip2bi32(i32 %a) nounwind {
; RV32ZBP-LABEL: unzip2bi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip2.b a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 2)
ret i32 %tmp
}
define i32 @unzipbi32(i32 %a) nounwind {
; RV32ZBP-LABEL: unzipbi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip.b a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 3)
ret i32 %tmp
}
define i32 @unzip4hi32(i32 %a) nounwind {
; RV32ZBP-LABEL: unzip4hi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip4.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 4)
ret i32 %tmp
}
define i32 @unzip2hi32(i32 %a) nounwind {
; RV32ZBP-LABEL: unzip2hi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip2.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 6)
ret i32 %tmp
}
define i32 @unziphi32(i32 %a) nounwind {
; RV32ZBP-LABEL: unziphi32:
; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unzip.h a0, a0
; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 7)
ret i32 %tmp
}
define i32 @unshfli32(i32 %a) nounwind { define i32 @unshfli32(i32 %a) nounwind {
; RV32ZBP-LABEL: unshfli32: ; RV32ZBP-LABEL: unshfli32:
; RV32ZBP: # %bb.0: ; RV32ZBP: # %bb.0:
; RV32ZBP-NEXT: unshfli a0, a0, 13 ; RV32ZBP-NEXT: unshfli a0, a0, 13
; RV32ZBP-NEXT: ret ; RV32ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 13) %tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 13)
ret i32 %tmp ret i32 %tmp
} }
▲ Show 20 Lines • Show All 69 Lines • Show Last 20 Lines

llvm/test/CodeGen/RISCV/rv64zbp-intrinsic.ll

Show First 20 Lines • Show All 85 Lines • ▼ Show 20 Lines
; RV64ZBP-NEXT: shflw a0, a0, a2 ; RV64ZBP-NEXT: shflw a0, a0, a2
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%d = add i32 %a, %b %d = add i32 %a, %b
%e = and i32 %c, 15 %e = and i32 %c, 15
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %d, i32 %e) %tmp = call i32 @llvm.riscv.shfl.i32(i32 %d, i32 %e)
ret i32 %tmp ret i32 %tmp
} }
define signext i32 @zipni32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: zipni32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.n a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 1)
ret i32 %tmp
}
define signext i32 @zip2bi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: zip2bi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip2.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 2)
ret i32 %tmp
}
define signext i32 @zipbi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: zipbi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 3)
ret i32 %tmp
}
define signext i32 @zip4hi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: zip4hi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip4.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 4)
ret i32 %tmp
}
define signext i32 @zip2hi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: zip2hi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip2.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 6)
ret i32 %tmp
}
define signext i32 @ziphi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: ziphi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 7)
ret i32 %tmp
}
define signext i32 @shfli32(i32 signext %a) nounwind { define signext i32 @shfli32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: shfli32: ; RV64ZBP-LABEL: shfli32:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: shfli a0, a0, 13 ; RV64ZBP-NEXT: shfli a0, a0, 13
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 13) %tmp = call i32 @llvm.riscv.shfl.i32(i32 %a, i32 13)
ret i32 %tmp ret i32 %tmp
} }
▲ Show 20 Lines • Show All 52 Lines • ▼ Show 20 Lines
; RV64ZBP-NEXT: unshflw a0, a0, a2 ; RV64ZBP-NEXT: unshflw a0, a0, a2
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%d = add i32 %a, %b %d = add i32 %a, %b
%e = and i32 %c, 15 %e = and i32 %c, 15
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %d, i32 %e) %tmp = call i32 @llvm.riscv.unshfl.i32(i32 %d, i32 %e)
ret i32 %tmp ret i32 %tmp
} }
define signext i32 @unzipni32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unzipni32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.n a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 1)
ret i32 %tmp
}
define signext i32 @unzip2bi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unzip2bi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip2.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 2)
ret i32 %tmp
}
define signext i32 @unzipbi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unzipbi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 3)
ret i32 %tmp
}
define signext i32 @unzip4hi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unzip4hi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip4.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 4)
ret i32 %tmp
}
define signext i32 @unzip2hi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unzip2hi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip2.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 6)
ret i32 %tmp
}
define signext i32 @unziphi32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unziphi32:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 7)
ret i32 %tmp
}
define signext i32 @unshfli32(i32 signext %a) nounwind { define signext i32 @unshfli32(i32 signext %a) nounwind {
; RV64ZBP-LABEL: unshfli32: ; RV64ZBP-LABEL: unshfli32:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unshfli a0, a0, 13 ; RV64ZBP-NEXT: unshfli a0, a0, 13
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 13) %tmp = call i32 @llvm.riscv.unshfl.i32(i32 %a, i32 13)
ret i32 %tmp ret i32 %tmp
} }
▲ Show 20 Lines • Show All 184 Lines • ▼ Show 20 Lines
; RV64ZBP-LABEL: zipi64: ; RV64ZBP-LABEL: zipi64:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip a0, a0 ; RV64ZBP-NEXT: zip a0, a0
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 31) %tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 31)
ret i64 %tmp ret i64 %tmp
} }
define i64 @zipni64(i64 %a) nounwind {
; RV64ZBP-LABEL: zipni64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.n a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 1)
ret i64 %tmp
}
define i64 @zip2bi64(i64 %a) nounwind {
; RV64ZBP-LABEL: zip2bi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip2.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 2)
ret i64 %tmp
}
define i64 @zipbi64(i64 %a) nounwind {
; RV64ZBP-LABEL: zipbi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 3)
ret i64 %tmp
}
define i64 @zip4hi64(i64 %a) nounwind {
; RV64ZBP-LABEL: zip4hi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip4.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 4)
ret i64 %tmp
}
define i64 @zip2hi64(i64 %a) nounwind {
; RV64ZBP-LABEL: zip2hi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip2.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 6)
ret i64 %tmp
}
define i64 @ziphi64(i64 %a) nounwind {
; RV64ZBP-LABEL: ziphi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: zip.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.shfl.i64(i64 %a, i64 7)
ret i64 %tmp
}
declare i64 @llvm.riscv.unshfl.i64(i64 %a, i64 %b) declare i64 @llvm.riscv.unshfl.i64(i64 %a, i64 %b)
define i64 @unshfl64(i64 %a, i64 %b) nounwind { define i64 @unshfl64(i64 %a, i64 %b) nounwind {
; RV64ZBP-LABEL: unshfl64: ; RV64ZBP-LABEL: unshfl64:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unshfl a0, a0, a1 ; RV64ZBP-NEXT: unshfl a0, a0, a1
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 %b) %tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 %b)
▲ Show 20 Lines • Show All 77 Lines • ▼ Show 20 Lines
; RV64ZBP-LABEL: unzipi64: ; RV64ZBP-LABEL: unzipi64:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip a0, a0 ; RV64ZBP-NEXT: unzip a0, a0
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 31) %tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 31)
ret i64 %tmp ret i64 %tmp
} }
define i64 @unzipni64(i64 %a) nounwind {
; RV64ZBP-LABEL: unzipni64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.n a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 1)
ret i64 %tmp
}
define i64 @unzip2bi64(i64 %a) nounwind {
; RV64ZBP-LABEL: unzip2bi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip2.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 2)
ret i64 %tmp
}
define i64 @unzipbi64(i64 %a) nounwind {
; RV64ZBP-LABEL: unzipbi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.b a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 3)
ret i64 %tmp
}
define i64 @unzip4hi64(i64 %a) nounwind {
; RV64ZBP-LABEL: unzip4hi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip4.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 4)
ret i64 %tmp
}
define i64 @unzip2hi64(i64 %a) nounwind {
; RV64ZBP-LABEL: unzip2hi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip2.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 6)
ret i64 %tmp
}
define i64 @unziphi64(i64 %a) nounwind {
; RV64ZBP-LABEL: unziphi64:
; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: unzip.h a0, a0
; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.unshfl.i64(i64 %a, i64 7)
ret i64 %tmp
}
declare i64 @llvm.riscv.xperm.n.i64(i64 %a, i64 %b) declare i64 @llvm.riscv.xperm.n.i64(i64 %a, i64 %b)
define i64 @xpermn64(i64 %a, i64 %b) nounwind { define i64 @xpermn64(i64 %a, i64 %b) nounwind {
; RV64ZBP-LABEL: xpermn64: ; RV64ZBP-LABEL: xpermn64:
; RV64ZBP: # %bb.0: ; RV64ZBP: # %bb.0:
; RV64ZBP-NEXT: xperm.n a0, a0, a1 ; RV64ZBP-NEXT: xperm.n a0, a0, a1
; RV64ZBP-NEXT: ret ; RV64ZBP-NEXT: ret
%tmp = call i64 @llvm.riscv.xperm.n.i64(i64 %a, i64 %b) %tmp = call i64 @llvm.riscv.xperm.n.i64(i64 %a, i64 %b)
Show All 35 Lines