Add R_RISCV_SUB6 relocation
Details
Diff Detail
- Repository
- rG LLVM Github Monorepo
Unit Tests
Event Timeline
Hi, StephenFan, I have a question in the inline comment.
Would you be so kind to explain it to us?
| llvm/lib/ExecutionEngine/JITLink/ELF_riscv.cpp | ||
|---|---|---|
| 365 | Can we safely assumed that, here, the Value is 6 bits? | |
| llvm/lib/ExecutionEngine/JITLink/ELF_riscv.cpp | ||
|---|---|---|
| 365 | You are right, I need to mask off the upper 2 bits of the value at the address and truncate the Value | |
Please update this file as well and clang format the codes.
llvm/lib/ExecutionEngine/JITLink/riscv.cpp
clang-format: please reformat the code