Page MenuHomePhabricator

[ARM] Add predicated add reduction patterns

Authored by dmgreen on Jul 18 2020, 7:53 AM.



Given a vecreduce.add(select(p, x, 0)), we can convert that to a predicated vaddv, as the negative value for the select is the identity value, a zero. That is what this patch does for the vaddv, vaddva, vaddlv and vaddlva instruction, copying the existing patterns to also handle predication through a select.

Diff Detail

Event Timeline

dmgreen created this revision.Jul 18 2020, 7:53 AM
simon_tatham accepted this revision.Jul 20 2020, 5:29 AM
This revision is now accepted and ready to land.Jul 20 2020, 5:29 AM
This revision was automatically updated to reflect the committed changes.