This is an archive of the discontinued LLVM Phabricator instance.

	Show First 20 Lines • Show All 403 Lines • ▼ Show 20 Lines
	def ixlenimm : Operand<XLenVT>;			def ixlenimm : Operand<XLenVT>;

	def ixlenimm_li : Operand<XLenVT> {			def ixlenimm_li : Operand<XLenVT> {
	let ParserMatchClass = ImmXLenAsmOperand<"", "LI">;			let ParserMatchClass = ImmXLenAsmOperand<"", "LI">;
	}			}

	// Standalone (codegen-only) immleaf patterns.			// Standalone (codegen-only) immleaf patterns.

	// A 12-bit signed immediate plus one where the imm range will be [-2047, 2048].
	def simm12_plus1 : ImmLeaf<XLenVT,
	[{return (isInt<12>(Imm) && Imm != -2048) \|\| Imm == 2048;}]>;

	// A 6-bit constant greater than 32.			// A 6-bit constant greater than 32.
	def uimm6gt32 : ImmLeaf<XLenVT, [{			def uimm6gt32 : ImmLeaf<XLenVT, [{
	return isUInt<6>(Imm) && Imm > 32;			return isUInt<6>(Imm) && Imm > 32;
	}]>;			}]>;

	// Addressing modes.			// Addressing modes.
	// Necessary because a frameindex can't be matched directly in a pattern.			// Necessary because a frameindex can't be matched directly in a pattern.
	def FrameAddrRegImm : ComplexPattern<iPTR, 2, "SelectFrameAddrRegImm",			def FrameAddrRegImm : ComplexPattern<iPTR, 2, "SelectFrameAddrRegImm",
	▲ Show 20 Lines • Show All 1,498 Lines • Show Last 20 Lines

[RISCV] Remove unused def simm12_plus1 from RISCVInstrInfo.td. NFCClosedPublic