This is an archive of the discontinued LLVM Phabricator instance.

[RISCV][CodeGen] Chapter of vector instruction type corresponds with chapters in RISCV vector specification. NFC
ClosedPublic

Authored by michaelmaitland on Nov 18 2022, 10:12 AM.

Details

Summary

The vector spec is organized in chapters
based on instruction type. The comments in the tablegen marked the incorrect chapters. This change
updates the comments with the correct chapter numbers.

Diff Detail

Event Timeline

michaelmaitland requested review of this revision.Nov 18 2022, 10:12 AM
craig.topper added inline comments.Nov 18 2022, 10:13 AM
llvm/lib/Target/RISCV/RISCVScheduleV.td
834

Is this one also wrong?

Fix vector permutation instructions too

michaelmaitland marked an inline comment as done.Nov 18 2022, 10:16 AM
This revision is now accepted and ready to land.Nov 18 2022, 10:24 AM
This revision was landed with ongoing or failed builds.Nov 18 2022, 10:30 AM
This revision was automatically updated to reflect the committed changes.