Remove ARTIFICIAL_VGPR which only existed to make VReg_1 not empty.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir | ||
---|---|---|
411–413 | Looks like something went wrong or you're missing one of my recent patches |
llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir | ||
---|---|---|
411–413 | Oh yes, I was going to explain... This is because indirectCopyToAGPR does this, which depends on the internal register numbering, which has changed because ARTIFICIAL_VGPR was removed: // Registers in the sequence are allocated contiguously so we can just // use register number to pick one of three round-robin temps. unsigned RegNo = DestReg % 3; |
Comment Actions
Nice cleanup :)
llvm/utils/TableGen/RegisterInfoEmitter.cpp | ||
---|---|---|
1051–1065 | Whitespace looks off. Is this using tabs? |
llvm/utils/TableGen/RegisterInfoEmitter.cpp | ||
---|---|---|
1051–1065 | It looks OK to me. There are no tabs. |
Looks like something went wrong or you're missing one of my recent patches