This is an archive of the discontinued LLVM Phabricator instance.

Differential D111704

[RISCV][test] Add more tests of immediate materialisation
ClosedPublic

Authored by benshi001 on Oct 13 2021, 3:41 AM.

Details

Reviewers
craig.topper
asb
luismarques
Commits
rGc1d6ba54d360: [RISCV][test] Add more tests of immediate materialisation

Diff Detail

Revision Contents

PathSize
llvm/
test/
CodeGen/
RISCV/
65 lines
MC/
RISCV/
18 lines

Diff 379583

llvm/test/CodeGen/RISCV/imm.ll

Show First 20 Lines • Show All 1,537 Lines • ▼ Show 20 Lines
; ;
; RV64IZBS-LABEL: imm_neg_2147485013: ; RV64IZBS-LABEL: imm_neg_2147485013:
; RV64IZBS: # %bb.0: ; RV64IZBS: # %bb.0:
; RV64IZBS-NEXT: addi a0, zero, -1365 ; RV64IZBS-NEXT: addi a0, zero, -1365
; RV64IZBS-NEXT: bclri a0, a0, 31 ; RV64IZBS-NEXT: bclri a0, a0, 31
; RV64IZBS-NEXT: ret ; RV64IZBS-NEXT: ret
ret i64 -2147485013 ret i64 -2147485013
} }
define i64 @imm_12900924131259() {
; RV32I-LABEL: imm_12900924131259:
; RV32I: # %bb.0:
; RV32I-NEXT: lui a0, 765952
; RV32I-NEXT: addi a0, a0, 1979
; RV32I-NEXT: lui a1, 1
; RV32I-NEXT: addi a1, a1, -1093
; RV32I-NEXT: ret
;
; RV64I-LABEL: imm_12900924131259:
; RV64I: # %bb.0:
; RV64I-NEXT: lui a0, 188
; RV64I-NEXT: addiw a0, a0, -1093
; RV64I-NEXT: slli a0, a0, 24
; RV64I-NEXT: addi a0, a0, 1979
; RV64I-NEXT: ret
;
; RV64IZBA-LABEL: imm_12900924131259:
; RV64IZBA: # %bb.0:
; RV64IZBA-NEXT: lui a0, 188
; RV64IZBA-NEXT: addiw a0, a0, -1093
; RV64IZBA-NEXT: slli a0, a0, 24
; RV64IZBA-NEXT: addi a0, a0, 1979
; RV64IZBA-NEXT: ret
;
; RV64IZBS-LABEL: imm_12900924131259:
; RV64IZBS: # %bb.0:
; RV64IZBS-NEXT: lui a0, 188
; RV64IZBS-NEXT: addiw a0, a0, -1093
; RV64IZBS-NEXT: slli a0, a0, 24
; RV64IZBS-NEXT: addi a0, a0, 1979
; RV64IZBS-NEXT: ret
ret i64 12900924131259
}
define i64 @imm_50394234880() {
; RV32I-LABEL: imm_50394234880:
; RV32I: # %bb.0:
; RV32I-NEXT: lui a0, 768944
; RV32I-NEXT: addi a1, zero, 11
; RV32I-NEXT: ret
;
; RV64I-LABEL: imm_50394234880:
; RV64I: # %bb.0:
; RV64I-NEXT: lui a0, 188
; RV64I-NEXT: addiw a0, a0, -1093
; RV64I-NEXT: slli a0, a0, 16
; RV64I-NEXT: ret
;
; RV64IZBA-LABEL: imm_50394234880:
; RV64IZBA: # %bb.0:
; RV64IZBA-NEXT: lui a0, 188
; RV64IZBA-NEXT: addiw a0, a0, -1093
; RV64IZBA-NEXT: slli a0, a0, 16
; RV64IZBA-NEXT: ret
;
; RV64IZBS-LABEL: imm_50394234880:
; RV64IZBS: # %bb.0:
; RV64IZBS-NEXT: lui a0, 188
; RV64IZBS-NEXT: addiw a0, a0, -1093
; RV64IZBS-NEXT: slli a0, a0, 16
; RV64IZBS-NEXT: ret
ret i64 50394234880
}

llvm/test/MC/RISCV/rv64zba-aliases-valid.s

Show All 26 Lines
# CHECK-S-OBJ-NOALIAS: lui t2, 699051 # CHECK-S-OBJ-NOALIAS: lui t2, 699051
# CHECK-S-OBJ-NOALIAS-NEXT: addiw t2, t2, -1366 # CHECK-S-OBJ-NOALIAS-NEXT: addiw t2, t2, -1366
# CHECK-S-OBJ-NOALIAS-NEXT: add.uw t2, t2, zero # CHECK-S-OBJ-NOALIAS-NEXT: add.uw t2, t2, zero
# CHECK-S-OBJ: lui t2, 699051 # CHECK-S-OBJ: lui t2, 699051
# CHECK-S-OBJ-NEXT: addiw t2, t2, -1366 # CHECK-S-OBJ-NEXT: addiw t2, t2, -1366
# CHECK-S-OBJ-NEXT: zext.w t2, t2 # CHECK-S-OBJ-NEXT: zext.w t2, t2
li x7, 0xaaaaaaaa li x7, 0xaaaaaaaa
# CHECK-S-OBJ-NOALIAS: lui t0, 188
# CHECK-S-OBJ-NOALIAS-NEXT: addiw t0, t0, -1093
# CHECK-S-OBJ-NOALIAS-NEXT: slli t0, t0, 24
# CHECK-S-OBJ-NOALIAS-NEXT: addi t0, t0, 1979
# CHECK-S-OBJ: lui t0, 188
# CHECK-S-OBJ-NEXT: addiw t0, t0, -1093
# CHECK-S-OBJ-NEXT: slli t0, t0, 24
# CHECK-S-OBJ-NEXT: addi t0, t0, 1979
li x5, 0xbbbbb0007bb
# CHECK-S-OBJ-NOALIAS: lui t0, 188
# CHECK-S-OBJ-NOALIAS-NEXT: addiw t0, t0, -1093
# CHECK-S-OBJ-NOALIAS-NEXT: slli t0, t0, 16
# CHECK-S-OBJ: lui t0, 188
# CHECK-S-OBJ-NEXT: addiw t0, t0, -1093
# CHECK-S-OBJ-NEXT: slli t0, t0, 16
li x5, 0xbbbbb0000