This is an archive of the discontinued LLVM Phabricator instance.

Differential D108690

Explicit approach to controlling symbol visibility
AbandonedPublic

Authored by serge-sans-paille on Aug 25 2021, 1:24 AM.

Details

Reviewers
tstellar
dblaikie
Summary

Setting -fvisibility=hidden when compiling Target libs has the advantage of
not being intrusive on the codebase, but it also sets the visibility of all
functions within header-only component like ADT. In the end, we endup with
some symbols with hidden visibility within llvm dylib (through the target libs),
and some with external visibility (through other libs). This paves the way for
subtle bugs like https://reviews.llvm.org/D101972

It's easier to reason on explicit, pin-point linkage as provided in this patch.
This also paves the way for a more visibility control in all components,
something -fvisibility=hidden doesn't help with.

Diff Detail

Event Timeline

serge-sans-paille created this revision.Aug 25 2021, 1:24 AM
Herald added subscribers: foad, frasercrmck, dexonsmith and 44 others. · View Herald TranscriptAug 25 2021, 1:24 AM
serge-sans-paille requested review of this revision.Aug 25 2021, 1:24 AM
Herald added a project: Restricted Project. · View Herald TranscriptAug 25 2021, 1:24 AM
Herald added subscribers: llvm-commits, MaskRay, aheejin. · View Herald Transcript
Harbormaster completed remote builds in B121126: Diff 368569.Aug 25 2021, 1:24 AM
grandinj added a subscriber: grandinj.Aug 25 2021, 2:17 AM
grandinj added inline comments.
llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h
83

looks like the search and replace accidentally hit comments like these

serge-sans-paille mentioned this in D101972: Force visibility of llvm::Any to external.Aug 27 2021, 2:42 AM
serge-sans-paille updated this revision to Diff 369062.Aug 27 2021, 3:40 AM

Don't modify the closing brace namespace comment

serge-sans-paille marked an inline comment as done.Aug 27 2021, 3:41 AM
Harbormaster completed remote builds in B121469: Diff 369062.Aug 27 2021, 3:41 AM
jrtc27 added a comment.Aug 27 2021, 3:46 AM

Is there a strategy for downstreams so that we don't have a weird mishmash of symbol visibilities, where files we've added have the old rules applied but files present upstream have the new rules? I don't particularly want to be trawling through both our modified backends trying to find every .h and .cpp file we've added, and people with complete out-of-tree backends will have even more of a hard time.

llvm/lib/Target/AArch64/AArch64.h
96

This has lost the actual namespace name

serge-sans-paille added a comment.Aug 30 2021, 7:28 AM
In D108690#2968897, @jrtc27 wrote:

Is there a strategy for downstreams so that we don't have a weird mishmash of symbol visibilities, where files we've added have the old rules applied but files present upstream have the new rules?

I'm going to drop that patch, it's too intrusive. the alternative approach is to flag some classes used as parameter of llvm::Any as externally visible, I'm going to follow that way.

serge-sans-paille abandoned this revision.Aug 30 2021, 7:29 AM

Large Diff

This large diff affects 698 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
llvm/
include/
llvm/
ADT/
2 lines
lib/
Target/
AArch64/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
Disassembler/
4 lines
5 lines
GISel/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
MCTargetDesc/
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
6 lines
TargetInfo/
5 lines
Utils/
4 lines
73 lines
AMDGPU/
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
8 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
Disassembler/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
8 lines
MCTargetDesc/
6 lines
4 lines
4 lines
4 lines
6 lines
6 lines
4 lines
4 lines
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
8 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
5 lines
4 lines
TargetInfo/
6 lines
Utils/
6 lines
4 lines
4 lines
4 lines
4 lines
6 lines
ARC/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
5 lines
TargetInfo/
6 lines
ARM/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
14 lines
4 lines
4 lines
4 lines
4 lines
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
AsmParser/
8 lines
Disassembler/
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
4 lines
6 lines
4 lines
8 lines
2 lines
Utils/
4 lines
4 lines
AVR/
4 lines
4 lines
4 lines
4 lines
5 lines
5 lines
4 lines
4 lines
4 lines
5 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
MCTargetDesc/
4 lines
5 lines
5 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
5 lines
TargetInfo/
6 lines
4 lines
BPF/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
5 lines
TargetInfo/
6 lines
4 lines
CSKY/
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
Hexagon/
4 lines
38 lines
15 lines
4 lines
4 lines
4 lines
16 lines
4 lines
4 lines
8 lines
4 lines
14 lines
8 lines
8 lines
9 lines
4 lines
6 lines
4 lines
8 lines
14 lines
8 lines
4 lines
8 lines
4 lines
8 lines
8 lines
8 lines
8 lines
4 lines
4 lines
4 lines
112 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
8 lines
8 lines
8 lines
8 lines
4 lines
4 lines
8 lines
8 lines
4 lines
4 lines
4 lines
104 lines
57 lines
4 lines
4 lines
8 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
6 lines
TargetInfo/
6 lines
Lanai/
Disassembler/
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
MSP430/
MCTargetDesc/
4 lines
4 lines
32 lines
4 lines
4 lines
6 lines
14 lines
4 lines
77 lines
4 lines
24 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
Mips/
AsmParser/
8 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
6 lines
4 lines
4 lines
4 lines
5 lines
4 lines
62 lines
4 lines
6 lines
4 lines
4 lines
109 lines
4 lines
4 lines
72 lines
4 lines
4 lines
4 lines
4 lines
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
NVPTX/
MCTargetDesc/
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
6 lines
2 lines
4 lines
2 lines
4 lines
2 lines
4 lines
4 lines
4 lines
6 lines
2 lines
2 lines
2 lines
4 lines
4 lines
2 lines
2 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
PowerPC/
GISel/
4 lines
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
6 lines
5 lines
4 lines
4 lines
20 lines
4 lines
4 lines
6 lines
1078 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
20 lines
4 lines
4 lines
8 lines
TargetInfo/
6 lines
RISCV/
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
Sparc/
AsmParser/
4 lines
4 lines
MCTargetDesc/
172 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
133 lines
4 lines
65 lines
4 lines
50 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
SystemZ/
MCTargetDesc/
4 lines
4 lines
4 lines
5 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
TargetInfo/
6 lines
VE/
MCTargetDesc/
4 lines
4 lines
4 lines
4 lines
4 lines
5 lines
4 lines
TargetInfo/
6 lines
8 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
WebAssembly/
MCTargetDesc/
4 lines
4 lines
4 lines
8 lines
4 lines
TargetInfo/
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
6 lines
X86/
AsmParser/
4 lines
4 lines
Disassembler/
4 lines
4 lines
4 lines
MCTargetDesc/
4 lines
4 lines
4 lines
16 lines
4 lines
4 lines
4 lines
4 lines
7 lines
4 lines
6 lines
4 lines
4 lines
TargetInfo/
6 lines
5 lines
4 lines
4 lines
4 lines
11 lines
4 lines
1660 lines
14 lines
4 lines
6 lines
6 lines
4 lines
4 lines
4 lines
4 lines
4 lines
6 lines
4 lines
4 lines
4 lines
6 lines
4 lines
6 lines
4 lines
4 lines
4 lines
44 lines
4 lines
XCore/
MCTargetDesc/
4 lines
4 lines
TargetInfo/
6 lines
22 lines
65 lines
92 lines
4 lines
4 lines
14 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines
4 lines

Diff 368569

llvm/include/llvm/ADT/Any.h

llvm/lib/Target/AArch64/AArch64.h

Show All 13 Lines
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64_H #ifndef LLVM_LIB_TARGET_AARCH64_AARCH64_H
#define LLVM_LIB_TARGET_AARCH64_AARCH64_H #define LLVM_LIB_TARGET_AARCH64_AARCH64_H
#include "MCTargetDesc/AArch64MCTargetDesc.h" #include "MCTargetDesc/AArch64MCTargetDesc.h"
#include "Utils/AArch64BaseInfo.h" #include "Utils/AArch64BaseInfo.h"
#include "llvm/Support/DataTypes.h" #include "llvm/Support/DataTypes.h"
#include "llvm/Target/TargetMachine.h" #include "llvm/Target/TargetMachine.h"
namespace llvm { namespace llvm LLVM_LIBRARY_VISIBILITY {
class AArch64RegisterBankInfo; class AArch64RegisterBankInfo;
class AArch64Subtarget; class AArch64Subtarget;
class AArch64TargetMachine; class AArch64TargetMachine;
class FunctionPass; class FunctionPass;
class InstructionSelector; class InstructionSelector;
class MachineFunctionPass; class MachineFunctionPass;
▲ Show 20 Lines • Show All 57 Lines • ▼ Show 20 Lines
void initializeAArch64RedundantCopyEliminationPass(PassRegistry&); void initializeAArch64RedundantCopyEliminationPass(PassRegistry&);
void initializeAArch64StorePairSuppressPass(PassRegistry&); void initializeAArch64StorePairSuppressPass(PassRegistry&);
void initializeFalkorHWPFFixPass(PassRegistry&); void initializeFalkorHWPFFixPass(PassRegistry&);
void initializeFalkorMarkStridedAccessesLegacyPass(PassRegistry&); void initializeFalkorMarkStridedAccessesLegacyPass(PassRegistry&);
void initializeLDTLSCleanupPass(PassRegistry&); void initializeLDTLSCleanupPass(PassRegistry&);
void initializeSVEIntrinsicOptsPass(PassRegistry&); void initializeSVEIntrinsicOptsPass(PassRegistry&);
void initializeAArch64StackTaggingPass(PassRegistry&); void initializeAArch64StackTaggingPass(PassRegistry&);
void initializeAArch64StackTaggingPreRAPass(PassRegistry&); void initializeAArch64StackTaggingPreRAPass(PassRegistry&);
} // end namespace llvm } // namespace LLVM_LIBRARY_VISIBILITY
jrtc27Unsubmitted
Not Done
ReplyInline Actions

This has lost the actual namespace name

jrtc27: This has lost the actual namespace name
#endif #endif

llvm/lib/Target/AArch64/AArch64CallingConvention.h

llvm/lib/Target/AArch64/AArch64ExpandImm.h

llvm/lib/Target/AArch64/AArch64ExpandImm.cpp

llvm/lib/Target/AArch64/AArch64FastISel.cpp

llvm/lib/Target/AArch64/AArch64FrameLowering.h

llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def

llvm/lib/Target/AArch64/AArch64ISelLowering.h

llvm/lib/Target/AArch64/AArch64InstrInfo.h

llvm/lib/Target/AArch64/AArch64MCInstLower.h

llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.h

llvm/lib/Target/AArch64/AArch64MacroFusion.h

llvm/lib/Target/AArch64/AArch64MacroFusion.cpp

llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.h

llvm/lib/Target/AArch64/AArch64RegisterInfo.h

llvm/lib/Target/AArch64/AArch64SelectionDAGInfo.h

llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp

llvm/lib/Target/AArch64/AArch64Subtarget.h

llvm/lib/Target/AArch64/AArch64TargetMachine.h

llvm/lib/Target/AArch64/AArch64TargetObjectFile.h

llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h

llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.h

llvm/lib/Target/AArch64/Disassembler/AArch64ExternalSymbolizer.h

llvm/lib/Target/AArch64/GISel/AArch64CallLowering.h

Show All 14 Lines
#define LLVM_LIB_TARGET_AARCH64_AARCH64CALLLOWERING_H #define LLVM_LIB_TARGET_AARCH64_AARCH64CALLLOWERING_H
#include "llvm/ADT/ArrayRef.h" #include "llvm/ADT/ArrayRef.h"
#include "llvm/CodeGen/GlobalISel/CallLowering.h" #include "llvm/CodeGen/GlobalISel/CallLowering.h"
#include "llvm/IR/CallingConv.h" #include "llvm/IR/CallingConv.h"
#include <cstdint> #include <cstdint>
#include <functional> #include <functional>
namespace llvm { namespace llvm LLVM_LIBRARY_VISIBILITY {
class AArch64TargetLowering; class AArch64TargetLowering;
class CCValAssign; class CCValAssign;
class DataLayout; class DataLayout;
class MachineIRBuilder; class MachineIRBuilder;
class MachineRegisterInfo; class MachineRegisterInfo;
class Type; class Type;
▲ Show 20 Lines • Show All 43 Lines • ▼ Show 20 Lines doCallerAndCalleePassArgsTheSameWay(CallLoweringInfo &Info,
MachineFunction &MF, MachineFunction &MF,
SmallVectorImpl<ArgInfo> &InArgs) const; SmallVectorImpl<ArgInfo> &InArgs) const;
bool bool
areCalleeOutgoingArgsTailCallable(CallLoweringInfo &Info, MachineFunction &MF, areCalleeOutgoingArgsTailCallable(CallLoweringInfo &Info, MachineFunction &MF,
SmallVectorImpl<ArgInfo> &OutArgs) const; SmallVectorImpl<ArgInfo> &OutArgs) const;
}; };
} // end namespace llvm } // namespace LLVM_LIBRARY_VISIBILITY
grandinjUnsubmitted
Done
ReplyInline Actions

looks like the search and replace accidentally hit comments like these

grandinj: looks like the search and replace accidentally hit comments like these
#endif // LLVM_LIB_TARGET_AARCH64_AARCH64CALLLOWERING_H #endif // LLVM_LIB_TARGET_AARCH64_AARCH64CALLLOWERING_H

llvm/lib/Target/AArch64/GISel/AArch64GlobalISelUtils.h

llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp

llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.h

llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp

llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp

llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp

llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp

llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64ELFStreamer.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64ELFStreamer.cpp

llvm/lib/Target/AArch64/MCTargetDesc/AArch64FixupKinds.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCExpr.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64TargetStreamer.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64TargetStreamer.cpp

llvm/lib/Target/AArch64/MCTargetDesc/AArch64WinCOFFObjectWriter.cpp

llvm/lib/Target/AArch64/MCTargetDesc/AArch64WinCOFFStreamer.h

llvm/lib/Target/AArch64/MCTargetDesc/AArch64WinCOFFStreamer.cpp

llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp

llvm/lib/Target/AArch64/TargetInfo/AArch64TargetInfo.h

llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h

llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.cpp

llvm/lib/Target/AMDGPU/AMDGPU.h

llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.h

llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h

llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.h

llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h

llvm/lib/Target/AMDGPU/AMDGPUExportClustering.h

llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp

llvm/lib/Target/AMDGPU/AMDGPUFrameLowering.h

llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def

llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h

llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.h

llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp

llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h

llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h

llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h

llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h

llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp

llvm/lib/Target/AMDGPU/AMDGPULibFunc.h

llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.h

llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.h

llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h

llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.cpp

llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.h

llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp

llvm/lib/Target/AMDGPU/AMDGPUPTNote.h

llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.h

llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp

llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp

llvm/lib/Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp

llvm/lib/Target/AMDGPU/AMDGPUPropagateAttributes.cpp

llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp

llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h

llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h

llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h

llvm/lib/Target/AMDGPU/AMDGPUTargetObjectFile.h

llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h

llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp

llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h

llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h

llvm/lib/Target/AMDGPU/GCNILPSched.cpp

llvm/lib/Target/AMDGPU/GCNIterativeScheduler.h

llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp

llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp

llvm/lib/Target/AMDGPU/GCNRegPressure.h

llvm/lib/Target/AMDGPU/GCNSchedStrategy.h

llvm/lib/Target/AMDGPU/GCNSubtarget.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUELFStreamer.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUFixupKinds.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h

llvm/lib/Target/AMDGPU/R600AsmPrinter.h

llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp

llvm/lib/Target/AMDGPU/R600FrameLowering.h

llvm/lib/Target/AMDGPU/R600ISelLowering.h

llvm/lib/Target/AMDGPU/R600InstrInfo.h

llvm/lib/Target/AMDGPU/R600MachineFunctionInfo.h

llvm/lib/Target/AMDGPU/R600MachineScheduler.h

llvm/lib/Target/AMDGPU/R600RegisterInfo.h

llvm/lib/Target/AMDGPU/R600Subtarget.h

llvm/lib/Target/AMDGPU/SIDefines.h

llvm/lib/Target/AMDGPU/SIFrameLowering.h

llvm/lib/Target/AMDGPU/SIISelLowering.h

llvm/lib/Target/AMDGPU/SIInstrInfo.h

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h

llvm/lib/Target/AMDGPU/SIMachineScheduler.h

llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp

llvm/lib/Target/AMDGPU/SIProgramInfo.h

llvm/lib/Target/AMDGPU/SIRegisterInfo.h

llvm/lib/Target/AMDGPU/TargetInfo/AMDGPUTargetInfo.h

llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.h

llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.cpp

llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h

llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.h

llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTUtils.h

llvm/lib/Target/ARC/ARC.h

llvm/lib/Target/ARC/ARCBranchFinalize.cpp

llvm/lib/Target/ARC/ARCFrameLowering.h

llvm/lib/Target/ARC/ARCISelLowering.h

llvm/lib/Target/ARC/ARCInstrInfo.h

llvm/lib/Target/ARC/ARCMCInstLower.h

llvm/lib/Target/ARC/ARCMachineFunctionInfo.h

llvm/lib/Target/ARC/ARCOptAddrMode.cpp

llvm/lib/Target/ARC/ARCRegisterInfo.h

llvm/lib/Target/ARC/ARCSubtarget.h

llvm/lib/Target/ARC/ARCTargetMachine.h

llvm/lib/Target/ARC/ARCTargetStreamer.h

llvm/lib/Target/ARC/ARCTargetTransformInfo.h

llvm/lib/Target/ARC/MCTargetDesc/ARCInfo.h

llvm/lib/Target/ARC/MCTargetDesc/ARCInstPrinter.h

llvm/lib/Target/ARC/MCTargetDesc/ARCMCAsmInfo.h

llvm/lib/Target/ARC/MCTargetDesc/ARCMCTargetDesc.h

llvm/lib/Target/ARC/TargetInfo/ARCTargetInfo.h

llvm/lib/Target/ARM/ARM.h

llvm/lib/Target/ARM/ARMAsmPrinter.h

llvm/lib/Target/ARM/ARMBaseInstrInfo.h

llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp

llvm/lib/Target/ARM/ARMBaseRegisterInfo.h

llvm/lib/Target/ARM/ARMBasicBlockInfo.h

llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp

llvm/lib/Target/ARM/ARMBlockPlacement.cpp

llvm/lib/Target/ARM/ARMCallLowering.h

llvm/lib/Target/ARM/ARMCallingConv.h

llvm/lib/Target/ARM/ARMConstantPoolValue.h

llvm/lib/Target/ARM/ARMFastISel.cpp

llvm/lib/Target/ARM/ARMFeatures.h

llvm/lib/Target/ARM/ARMFrameLowering.h

llvm/lib/Target/ARM/ARMHazardRecognizer.h

llvm/lib/Target/ARM/ARMISelLowering.h

llvm/lib/Target/ARM/ARMInstrInfo.h

llvm/lib/Target/ARM/ARMInstructionSelector.cpp

llvm/lib/Target/ARM/ARMLegalizerInfo.h

llvm/lib/Target/ARM/ARMMachineFunctionInfo.h

llvm/lib/Target/ARM/ARMMacroFusion.h

llvm/lib/Target/ARM/ARMMacroFusion.cpp

llvm/lib/Target/ARM/ARMRegisterBankInfo.h

llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp

llvm/lib/Target/ARM/ARMRegisterInfo.h

llvm/lib/Target/ARM/ARMSelectionDAGInfo.h

llvm/lib/Target/ARM/ARMSubtarget.h

llvm/lib/Target/ARM/ARMTargetMachine.h

llvm/lib/Target/ARM/ARMTargetMachine.cpp

llvm/lib/Target/ARM/ARMTargetObjectFile.h

llvm/lib/Target/ARM/ARMTargetTransformInfo.h

llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp

llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp

llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h

llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.h

llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackendDarwin.h

llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h

llvm/lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp

llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h

llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h

llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.h

llvm/lib/Target/ARM/MCTargetDesc/ARMMCExpr.h

llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h

llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.h

llvm/lib/Target/ARM/MCTargetDesc/ARMWinCOFFObjectWriter.cpp

llvm/lib/Target/ARM/MVETailPredUtils.h

llvm/lib/Target/ARM/TargetInfo/ARMTargetInfo.h

llvm/lib/Target/ARM/Thumb1FrameLowering.h

llvm/lib/Target/ARM/Thumb1InstrInfo.h

llvm/lib/Target/ARM/Thumb2InstrInfo.h

llvm/lib/Target/ARM/ThumbRegisterInfo.h

llvm/lib/Target/ARM/ThumbRegisterInfo.cpp

llvm/lib/Target/ARM/Utils/ARMBaseInfo.h

llvm/lib/Target/ARM/Utils/ARMBaseInfo.cpp

llvm/lib/Target/AVR/AVR.h

llvm/lib/Target/AVR/AVRAsmPrinter.cpp

llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp

llvm/lib/Target/AVR/AVRFrameLowering.h

llvm/lib/Target/AVR/AVRFrameLowering.cpp

llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp

llvm/lib/Target/AVR/AVRISelLowering.h

llvm/lib/Target/AVR/AVRISelLowering.cpp

llvm/lib/Target/AVR/AVRInstrInfo.h

llvm/lib/Target/AVR/AVRInstrInfo.cpp

llvm/lib/Target/AVR/AVRMCInstLower.h

llvm/lib/Target/AVR/AVRMCInstLower.cpp

llvm/lib/Target/AVR/AVRMachineFunctionInfo.h

llvm/lib/Target/AVR/AVRRegisterInfo.h

llvm/lib/Target/AVR/AVRRegisterInfo.cpp

llvm/lib/Target/AVR/AVRRelaxMemOperations.cpp

llvm/lib/Target/AVR/AVRSelectionDAGInfo.h

llvm/lib/Target/AVR/AVRSubtarget.h

llvm/lib/Target/AVR/AVRSubtarget.cpp

llvm/lib/Target/AVR/AVRTargetMachine.h

llvm/lib/Target/AVR/AVRTargetMachine.cpp

llvm/lib/Target/AVR/AVRTargetObjectFile.h

llvm/lib/Target/AVR/AVRTargetObjectFile.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.h

llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRELFObjectWriter.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRELFStreamer.h

llvm/lib/Target/AVR/MCTargetDesc/AVRELFStreamer.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h

llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.h

llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRMCAsmInfo.h

llvm/lib/Target/AVR/MCTargetDesc/AVRMCAsmInfo.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.h

llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRMCELFStreamer.h

llvm/lib/Target/AVR/MCTargetDesc/AVRMCELFStreamer.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRMCExpr.h

llvm/lib/Target/AVR/MCTargetDesc/AVRMCExpr.cpp

llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h

llvm/lib/Target/AVR/MCTargetDesc/AVRTargetStreamer.h

llvm/lib/Target/AVR/MCTargetDesc/AVRTargetStreamer.cpp

llvm/lib/Target/AVR/TargetInfo/AVRTargetInfo.h

llvm/lib/Target/AVR/TargetInfo/AVRTargetInfo.cpp

llvm/lib/Target/BPF/BPF.h

llvm/lib/Target/BPF/BPFAbstractMemberAccess.cpp

llvm/lib/Target/BPF/BPFCORE.h

llvm/lib/Target/BPF/BPFFrameLowering.h

llvm/lib/Target/BPF/BPFISelLowering.h

llvm/lib/Target/BPF/BPFInstrInfo.h

llvm/lib/Target/BPF/BPFMCInstLower.h

llvm/lib/Target/BPF/BPFPreserveDIType.cpp

llvm/lib/Target/BPF/BPFRegisterInfo.h

llvm/lib/Target/BPF/BPFSelectionDAGInfo.h

llvm/lib/Target/BPF/BPFSubtarget.h

llvm/lib/Target/BPF/BPFTargetMachine.h

llvm/lib/Target/BPF/BPFTargetTransformInfo.h

llvm/lib/Target/BPF/BTF.h

llvm/lib/Target/BPF/BTFDebug.h

llvm/lib/Target/BPF/MCTargetDesc/BPFInstPrinter.h

llvm/lib/Target/BPF/MCTargetDesc/BPFMCAsmInfo.h

llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h

llvm/lib/Target/BPF/TargetInfo/BPFTargetInfo.h

llvm/lib/Target/CMakeLists.txt

llvm/lib/Target/CSKY/CSKYTargetMachine.h

llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h

llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h

llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h

llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h

llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.h

llvm/lib/Target/Hexagon/BitTracker.h

llvm/lib/Target/Hexagon/BitTracker.cpp

llvm/lib/Target/Hexagon/Hexagon.h

llvm/lib/Target/Hexagon/HexagonArch.h

llvm/lib/Target/Hexagon/HexagonAsmPrinter.h

llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp

llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp

llvm/lib/Target/Hexagon/HexagonBitTracker.h

llvm/lib/Target/Hexagon/HexagonBlockRanges.h

llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp

llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp

llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp

llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp

llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp

llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp

llvm/lib/Target/Hexagon/HexagonDepArch.h

llvm/lib/Target/Hexagon/HexagonDepITypes.h

llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h

llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp

llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp

llvm/lib/Target/Hexagon/HexagonFixupHwLoops.cpp

llvm/lib/Target/Hexagon/HexagonFrameLowering.h

llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp

llvm/lib/Target/Hexagon/HexagonGenExtract.cpp

llvm/lib/Target/Hexagon/HexagonGenInsert.cpp

llvm/lib/Target/Hexagon/HexagonGenMux.cpp

llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp

llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp

llvm/lib/Target/Hexagon/HexagonHazardRecognizer.h

llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.h

llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp

llvm/lib/Target/Hexagon/HexagonISelDAGToDAGHVX.cpp

llvm/lib/Target/Hexagon/HexagonISelLowering.h

llvm/lib/Target/Hexagon/HexagonInstrInfo.h

llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp

llvm/lib/Target/Hexagon/HexagonLoopIdiomRecognition.h

llvm/lib/Target/Hexagon/HexagonLoopIdiomRecognition.cpp

llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp

llvm/lib/Target/Hexagon/HexagonMachineFunctionInfo.h

llvm/lib/Target/Hexagon/HexagonMachineScheduler.h

llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp

llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp

llvm/lib/Target/Hexagon/HexagonOptimizeSZextends.cpp

llvm/lib/Target/Hexagon/HexagonPeephole.cpp

llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp

llvm/lib/Target/Hexagon/HexagonRegisterInfo.h

llvm/lib/Target/Hexagon/HexagonSelectionDAGInfo.h

llvm/lib/Target/Hexagon/HexagonSplitConst32AndConst64.cpp

llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp

llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp

llvm/lib/Target/Hexagon/HexagonSubtarget.h

llvm/lib/Target/Hexagon/HexagonTargetMachine.h

llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp

llvm/lib/Target/Hexagon/HexagonTargetObjectFile.h

llvm/lib/Target/Hexagon/HexagonTargetStreamer.h

llvm/lib/Target/Hexagon/HexagonTargetTransformInfo.h

llvm/lib/Target/Hexagon/HexagonVExtract.cpp

llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h

llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp

llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp

llvm/lib/Target/Hexagon/HexagonVectorLoopCarriedReuse.h

llvm/lib/Target/Hexagon/HexagonVectorLoopCarriedReuse.cpp

llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonFixupKinds.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonInstPrinter.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCELFStreamer.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCELFStreamer.cpp

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCExpr.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp

llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h

llvm/lib/Target/Hexagon/RDFCopy.h

llvm/lib/Target/Hexagon/RDFDeadCode.h

llvm/lib/Target/Hexagon/TargetInfo/HexagonTargetInfo.h

llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.h

llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.cpp

llvm/lib/Target/Lanai/Lanai.h

llvm/lib/Target/Lanai/LanaiAluCode.h

llvm/lib/Target/Lanai/LanaiCondCode.h

llvm/lib/Target/Lanai/LanaiFrameLowering.h

llvm/lib/Target/Lanai/LanaiISelLowering.h

llvm/lib/Target/Lanai/LanaiInstrInfo.h

llvm/lib/Target/Lanai/LanaiMCInstLower.h

llvm/lib/Target/Lanai/LanaiMachineFunctionInfo.h

llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp

llvm/lib/Target/Lanai/LanaiRegisterInfo.h

llvm/lib/Target/Lanai/LanaiSelectionDAGInfo.h

llvm/lib/Target/Lanai/LanaiSelectionDAGInfo.cpp

llvm/lib/Target/Lanai/LanaiSubtarget.h

llvm/lib/Target/Lanai/LanaiTargetMachine.h

llvm/lib/Target/Lanai/LanaiTargetMachine.cpp

llvm/lib/Target/Lanai/LanaiTargetObjectFile.h

llvm/lib/Target/Lanai/LanaiTargetTransformInfo.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiBaseInfo.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiFixupKinds.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiInstPrinter.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCAsmInfo.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCCodeEmitter.cpp

llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCExpr.h

llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h

llvm/lib/Target/Lanai/TargetInfo/LanaiTargetInfo.h

llvm/lib/Target/MSP430/MCTargetDesc/MSP430ELFStreamer.cpp

llvm/lib/Target/MSP430/MCTargetDesc/MSP430FixupKinds.h

llvm/lib/Target/MSP430/MCTargetDesc/MSP430InstPrinter.h

llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCAsmInfo.h

llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCCodeEmitter.cpp

llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h

llvm/lib/Target/MSP430/MSP430.h

llvm/lib/Target/MSP430/MSP430FrameLowering.h

llvm/lib/Target/MSP430/MSP430ISelLowering.h

llvm/lib/Target/MSP430/MSP430InstrInfo.h

llvm/lib/Target/MSP430/MSP430MCInstLower.h

llvm/lib/Target/MSP430/MSP430MachineFunctionInfo.h

llvm/lib/Target/MSP430/MSP430RegisterInfo.h

llvm/lib/Target/MSP430/MSP430Subtarget.h

llvm/lib/Target/MSP430/MSP430TargetMachine.h

llvm/lib/Target/MSP430/TargetInfo/MSP430TargetInfo.h

llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp

llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h

llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.cpp

llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.h

llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.h

llvm/lib/Target/Mips/MCTargetDesc/MipsBaseInfo.h

llvm/lib/Target/Mips/MCTargetDesc/MipsELFStreamer.h

llvm/lib/Target/Mips/MCTargetDesc/MipsFixupKinds.h

llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h

llvm/lib/Target/Mips/MCTargetDesc/MipsMCAsmInfo.h

llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h

llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp

llvm/lib/Target/Mips/MCTargetDesc/MipsMCExpr.h

llvm/lib/Target/Mips/MCTargetDesc/MipsMCNaCl.h

llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h

llvm/lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp

llvm/lib/Target/Mips/Mips.h

llvm/lib/Target/Mips/Mips16FrameLowering.h

llvm/lib/Target/Mips/Mips16HardFloatInfo.h

llvm/lib/Target/Mips/Mips16HardFloatInfo.cpp

llvm/lib/Target/Mips/Mips16ISelDAGToDAG.h

llvm/lib/Target/Mips/Mips16ISelLowering.h

llvm/lib/Target/Mips/Mips16InstrInfo.h

llvm/lib/Target/Mips/Mips16RegisterInfo.h

llvm/lib/Target/Mips/MipsAnalyzeImmediate.h

llvm/lib/Target/Mips/MipsAsmPrinter.h

llvm/lib/Target/Mips/MipsCCState.h

llvm/lib/Target/Mips/MipsCallLowering.h

llvm/lib/Target/Mips/MipsFastISel.cpp

llvm/lib/Target/Mips/MipsFrameLowering.h

llvm/lib/Target/Mips/MipsISelDAGToDAG.h

llvm/lib/Target/Mips/MipsISelLowering.h

llvm/lib/Target/Mips/MipsInstrInfo.h

llvm/lib/Target/Mips/MipsInstructionSelector.cpp

llvm/lib/Target/Mips/MipsLegalizerInfo.h

llvm/lib/Target/Mips/MipsMCInstLower.h

llvm/lib/Target/Mips/MipsMachineFunction.h

llvm/lib/Target/Mips/MipsOptionRecord.h

llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp

llvm/lib/Target/Mips/MipsRegisterBankInfo.h

llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp

llvm/lib/Target/Mips/MipsRegisterInfo.h

llvm/lib/Target/Mips/MipsSEFrameLowering.h

llvm/lib/Target/Mips/MipsSEISelDAGToDAG.h

llvm/lib/Target/Mips/MipsSEISelLowering.h

llvm/lib/Target/Mips/MipsSEInstrInfo.h

llvm/lib/Target/Mips/MipsSERegisterInfo.h

llvm/lib/Target/Mips/MipsSubtarget.h

llvm/lib/Target/Mips/MipsTargetMachine.h

llvm/lib/Target/Mips/MipsTargetObjectFile.h

llvm/lib/Target/Mips/MipsTargetStreamer.h

llvm/lib/Target/Mips/TargetInfo/MipsTargetInfo.h

llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXBaseInfo.h

llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXInstPrinter.h

llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCAsmInfo.h

llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXTargetStreamer.h

llvm/lib/Target/NVPTX/ManagedStringPool.h

llvm/lib/Target/NVPTX/NVPTX.h

llvm/lib/Target/NVPTX/NVPTXAllocaHoisting.h

llvm/lib/Target/NVPTX/NVPTXAllocaHoisting.cpp

llvm/lib/Target/NVPTX/NVPTXAsmPrinter.h

llvm/lib/Target/NVPTX/NVPTXAssignValidGlobalNames.cpp

llvm/lib/Target/NVPTX/NVPTXFrameLowering.h

llvm/lib/Target/NVPTX/NVPTXGenericToNVVM.cpp

llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.h

llvm/lib/Target/NVPTX/NVPTXISelLowering.h

llvm/lib/Target/NVPTX/NVPTXInstrInfo.h

llvm/lib/Target/NVPTX/NVPTXLowerAggrCopies.h

llvm/lib/Target/NVPTX/NVPTXLowerAggrCopies.cpp

llvm/lib/Target/NVPTX/NVPTXLowerAlloca.cpp

llvm/lib/Target/NVPTX/NVPTXLowerArgs.cpp

llvm/lib/Target/NVPTX/NVPTXMCExpr.h

llvm/lib/Target/NVPTX/NVPTXMachineFunctionInfo.h

llvm/lib/Target/NVPTX/NVPTXPeephole.cpp

llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp

llvm/lib/Target/NVPTX/NVPTXRegisterInfo.h

llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp

llvm/lib/Target/NVPTX/NVPTXSubtarget.h

llvm/lib/Target/NVPTX/NVPTXTargetMachine.h

llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp

llvm/lib/Target/NVPTX/NVPTXTargetObjectFile.h

llvm/lib/Target/NVPTX/NVPTXTargetTransformInfo.h

llvm/lib/Target/NVPTX/NVPTXUtilities.h

llvm/lib/Target/NVPTX/NVPTXUtilities.cpp

llvm/lib/Target/NVPTX/NVVMIntrRange.cpp

llvm/lib/Target/NVPTX/NVVMReflect.cpp

llvm/lib/Target/NVPTX/TargetInfo/NVPTXTargetInfo.h

llvm/lib/Target/PowerPC/GISel/PPCCallLowering.h

llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp

llvm/lib/Target/PowerPC/GISel/PPCLegalizerInfo.h

llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFStreamer.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCInstPrinter.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCExpr.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h

llvm/lib/Target/PowerPC/MCTargetDesc/PPCPredicates.h

llvm/lib/Target/PowerPC/PPC.h

llvm/lib/Target/PowerPC/PPCCCState.h

llvm/lib/Target/PowerPC/PPCCallingConv.h

llvm/lib/Target/PowerPC/PPCFastISel.cpp

llvm/lib/Target/PowerPC/PPCFrameLowering.h

llvm/lib/Target/PowerPC/PPCHazardRecognizers.h

llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp

llvm/lib/Target/PowerPC/PPCISelLowering.h

llvm/lib/Target/PowerPC/PPCInstrBuilder.h

llvm/lib/Target/PowerPC/PPCInstrInfo.h

llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.h

llvm/lib/Target/PowerPC/PPCMachineScheduler.h

llvm/lib/Target/PowerPC/PPCMacroFusion.h

llvm/lib/Target/PowerPC/PPCMacroFusion.cpp

llvm/lib/Target/PowerPC/PPCRegisterInfo.h

llvm/lib/Target/PowerPC/PPCSubtarget.h

llvm/lib/Target/PowerPC/PPCTargetMachine.h

llvm/lib/Target/PowerPC/PPCTargetObjectFile.h

llvm/lib/Target/PowerPC/PPCTargetStreamer.h

llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h

llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp

llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp

llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFStreamer.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCAsmInfo.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.h

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp

llvm/lib/Target/RISCV/MCTargetDesc/RISCVTargetStreamer.h

llvm/lib/Target/RISCV/RISCV.h

llvm/lib/Target/RISCV/RISCVCallLowering.h

llvm/lib/Target/RISCV/RISCVExpandAtomicPseudoInsts.cpp

llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp

llvm/lib/Target/RISCV/RISCVFrameLowering.h

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h

llvm/lib/Target/RISCV/RISCVISelLowering.h

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

llvm/lib/Target/RISCV/RISCVInstrInfo.h

llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp

llvm/lib/Target/RISCV/RISCVLegalizerInfo.h

llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.h

llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h

llvm/lib/Target/RISCV/RISCVRegisterInfo.h

llvm/lib/Target/RISCV/RISCVSubtarget.h

llvm/lib/Target/RISCV/RISCVTargetMachine.h

llvm/lib/Target/RISCV/RISCVTargetObjectFile.h

llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h

llvm/lib/Target/RISCV/TargetInfo/RISCVTargetInfo.h

llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp

llvm/lib/Target/Sparc/LeonPasses.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcFixupKinds.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcInstPrinter.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcInstPrinter.cpp

llvm/lib/Target/Sparc/MCTargetDesc/SparcMCAsmInfo.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h

llvm/lib/Target/Sparc/MCTargetDesc/SparcTargetStreamer.h

llvm/lib/Target/Sparc/Sparc.h

llvm/lib/Target/Sparc/SparcFrameLowering.h

llvm/lib/Target/Sparc/SparcISelLowering.h

llvm/lib/Target/Sparc/SparcInstrInfo.h

llvm/lib/Target/Sparc/SparcMachineFunctionInfo.h

llvm/lib/Target/Sparc/SparcRegisterInfo.h

llvm/lib/Target/Sparc/SparcSubtarget.h

llvm/lib/Target/Sparc/SparcTargetMachine.h

llvm/lib/Target/Sparc/SparcTargetObjectFile.h

llvm/lib/Target/Sparc/TargetInfo/SparcTargetInfo.h

llvm/lib/Target/SystemZ/MCTargetDesc/SystemZInstPrinter.h

llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmInfo.h

llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCFixups.h

llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h

llvm/lib/Target/SystemZ/SystemZ.h

llvm/lib/Target/SystemZ/SystemZAsmPrinter.h

llvm/lib/Target/SystemZ/SystemZCallingConv.h

llvm/lib/Target/SystemZ/SystemZConstantPoolValue.h

llvm/lib/Target/SystemZ/SystemZCopyPhysRegs.cpp

llvm/lib/Target/SystemZ/SystemZFrameLowering.h

llvm/lib/Target/SystemZ/SystemZHazardRecognizer.h

llvm/lib/Target/SystemZ/SystemZISelLowering.h

llvm/lib/Target/SystemZ/SystemZInstrBuilder.h

llvm/lib/Target/SystemZ/SystemZInstrInfo.h

llvm/lib/Target/SystemZ/SystemZMCInstLower.h

llvm/lib/Target/SystemZ/SystemZMachineFunctionInfo.h

llvm/lib/Target/SystemZ/SystemZMachineScheduler.h

llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp

llvm/lib/Target/SystemZ/SystemZRegisterInfo.h

llvm/lib/Target/SystemZ/SystemZSelectionDAGInfo.h

llvm/lib/Target/SystemZ/SystemZSubtarget.h

llvm/lib/Target/SystemZ/SystemZTDC.cpp

llvm/lib/Target/SystemZ/SystemZTargetMachine.h

llvm/lib/Target/SystemZ/SystemZTargetTransformInfo.h

llvm/lib/Target/SystemZ/TargetInfo/SystemZTargetInfo.h

llvm/lib/Target/VE/MCTargetDesc/VEFixupKinds.h

llvm/lib/Target/VE/MCTargetDesc/VEInstPrinter.h

llvm/lib/Target/VE/MCTargetDesc/VEInstPrinter.cpp

llvm/lib/Target/VE/MCTargetDesc/VEMCAsmInfo.h

llvm/lib/Target/VE/MCTargetDesc/VEMCExpr.h

llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.h

llvm/lib/Target/VE/MCTargetDesc/VETargetStreamer.h

llvm/lib/Target/VE/TargetInfo/VETargetInfo.h

llvm/lib/Target/VE/VE.h

llvm/lib/Target/VE/VEFrameLowering.h

llvm/lib/Target/VE/VEISelLowering.h

llvm/lib/Target/VE/VEInstrBuilder.h

llvm/lib/Target/VE/VEInstrInfo.h

llvm/lib/Target/VE/VEMachineFunctionInfo.h

llvm/lib/Target/VE/VERegisterInfo.h

llvm/lib/Target/VE/VESubtarget.h

llvm/lib/Target/VE/VETargetMachine.h

llvm/lib/Target/VE/VETargetTransformInfo.h

llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyFixupKinds.h

llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.h

llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCAsmInfo.h

llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h

llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyTargetStreamer.h

llvm/lib/Target/WebAssembly/TargetInfo/WebAssemblyTargetInfo.h

llvm/lib/Target/WebAssembly/WebAssembly.h

llvm/lib/Target/WebAssembly/WebAssemblyAsmPrinter.h

llvm/lib/Target/WebAssembly/WebAssemblyDebugValueManager.h

llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h

llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.h

llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.h

llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.h

llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.h

llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h

llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.h

llvm/lib/Target/WebAssembly/WebAssemblyRuntimeLibcallSignatures.h

llvm/lib/Target/WebAssembly/WebAssemblySelectionDAGInfo.h

llvm/lib/Target/WebAssembly/WebAssemblySortRegion.h

llvm/lib/Target/WebAssembly/WebAssemblySortRegion.cpp

llvm/lib/Target/WebAssembly/WebAssemblySubtarget.h

llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.h

llvm/lib/Target/WebAssembly/WebAssemblyTargetObjectFile.h

llvm/lib/Target/WebAssembly/WebAssemblyTargetTransformInfo.h

llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h

llvm/lib/Target/X86/AsmParser/X86AsmParserCommon.h

llvm/lib/Target/X86/AsmParser/X86Operand.h

llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp

llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h

llvm/lib/Target/X86/ImmutableGraph.h

llvm/lib/Target/X86/MCTargetDesc/X86ATTInstPrinter.h

llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h

llvm/lib/Target/X86/MCTargetDesc/X86FixupKinds.h

llvm/lib/Target/X86/MCTargetDesc/X86InstComments.h

llvm/lib/Target/X86/MCTargetDesc/X86InstPrinterCommon.h

llvm/lib/Target/X86/MCTargetDesc/X86IntelInstPrinter.h

llvm/lib/Target/X86/MCTargetDesc/X86MCAsmInfo.h

llvm/lib/Target/X86/MCTargetDesc/X86MCExpr.h

llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h

llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp

llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.h

llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.cpp

llvm/lib/Target/X86/MCTargetDesc/X86TargetStreamer.h

llvm/lib/Target/X86/TargetInfo/X86TargetInfo.h

llvm/lib/Target/X86/X86.h

llvm/lib/Target/X86/X86AsmPrinter.h

llvm/lib/Target/X86/X86CallLowering.h

llvm/lib/Target/X86/X86CallingConv.h

llvm/lib/Target/X86/X86FastISel.cpp

llvm/lib/Target/X86/X86FrameLowering.h

llvm/lib/Target/X86/X86ISelLowering.h

llvm/lib/Target/X86/X86ISelLowering.cpp

llvm/lib/Target/X86/X86InstrBuilder.h

llvm/lib/Target/X86/X86InstrFMA3Info.h

llvm/lib/Target/X86/X86InstrFoldTables.h

llvm/lib/Target/X86/X86InstrInfo.h

llvm/lib/Target/X86/X86IntrinsicsInfo.h

llvm/lib/Target/X86/X86LegalizerInfo.h

llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp

llvm/lib/Target/X86/X86MachineFunctionInfo.h

llvm/lib/Target/X86/X86MacroFusion.h

llvm/lib/Target/X86/X86MacroFusion.cpp

llvm/lib/Target/X86/X86OptimizeLEAs.cpp

llvm/lib/Target/X86/X86RegisterBankInfo.h

llvm/lib/Target/X86/X86RegisterInfo.h

llvm/lib/Target/X86/X86SelectionDAGInfo.h

llvm/lib/Target/X86/X86ShuffleDecodeConstantPool.h

llvm/lib/Target/X86/X86ShuffleDecodeConstantPool.cpp

llvm/lib/Target/X86/X86Subtarget.h

llvm/lib/Target/X86/X86TargetMachine.h

llvm/lib/Target/X86/X86TargetObjectFile.h

llvm/lib/Target/X86/X86TargetTransformInfo.h

llvm/lib/Target/XCore/MCTargetDesc/XCoreInstPrinter.h

llvm/lib/Target/XCore/MCTargetDesc/XCoreMCAsmInfo.h

llvm/lib/Target/XCore/TargetInfo/XCoreTargetInfo.h

llvm/lib/Target/XCore/XCore.h

llvm/lib/Target/XCore/XCoreFrameLowering.h

llvm/lib/Target/XCore/XCoreISelLowering.h

llvm/lib/Target/XCore/XCoreInstrInfo.h

llvm/lib/Target/XCore/XCoreInstrInfo.cpp

llvm/lib/Target/XCore/XCoreMCInstLower.h

llvm/lib/Target/XCore/XCoreMachineFunctionInfo.h

llvm/lib/Target/XCore/XCoreRegisterInfo.h

llvm/lib/Target/XCore/XCoreSelectionDAGInfo.h

llvm/lib/Target/XCore/XCoreSubtarget.h

llvm/lib/Target/XCore/XCoreTargetMachine.h

llvm/lib/Target/XCore/XCoreTargetObjectFile.h

llvm/lib/Target/XCore/XCoreTargetStreamer.h

llvm/lib/Target/XCore/XCoreTargetTransformInfo.h