Page MenuHomePhabricator

[RISCV] Implement vsseg intrinsics.
Needs ReviewPublic

Authored by HsiangKai on Thu, Jan 14, 7:09 AM.

Details

Summary

Define vsseg intrinsics and pseudo instructions. Lower vsseg intrinsics to pseudo instructions in RISCVDAGToDAGISel.

Diff Detail

Event Timeline

HsiangKai created this revision.Thu, Jan 14, 7:09 AM
HsiangKai requested review of this revision.Thu, Jan 14, 7:09 AM
Herald added a project: Restricted Project. · View Herald TranscriptThu, Jan 14, 7:09 AM
Herald added a subscriber: MaskRay. · View Herald Transcript
craig.topper added inline comments.Fri, Jan 15, 5:05 PM
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
926

Needs to be rebased

HsiangKai updated this revision to Diff 317289.Mon, Jan 18, 1:58 AM

Add test cases for floating point types.

craig.topper added inline comments.Mon, Jan 18, 11:45 PM
llvm/test/CodeGen/RISCV/rvv/vsseg.ll
1

rv32?