This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Add isel patterns for SBCLRI/SBSETI/SBINVI(W) instructions
ClosedPublic

Authored by craig.topper on Nov 28 2020, 1:16 AM.

Details

Summary

We can use these instructions for single bit immediates that are too large for ANDI/ORI/CLRI.

The _10 test cases are to make sure that we still use ANDI/ORI/CLRI for small immediates.

Diff Detail

Event Timeline

craig.topper created this revision.Nov 28 2020, 1:16 AM
Herald added a project: Restricted Project. · View Herald TranscriptNov 28 2020, 1:16 AM
craig.topper requested review of this revision.Nov 28 2020, 1:16 AM
This revision is now accepted and ready to land.Dec 8 2020, 1:14 AM