This is an archive of the discontinued LLVM Phabricator instance.

[RISCV][ASAN] instrumentation pass now uses proper shadow offset
ClosedPublic

Authored by EccoTheDolphin on Sep 12 2020, 6:20 PM.

Details

Summary

[10/11] patch series to port ASAN for riscv64

Depends On D87580

Diff Detail

Event Timeline

EccoTheDolphin created this revision.Sep 12 2020, 6:20 PM
eugenis accepted this revision.Sep 16 2020, 2:00 PM
eugenis added a subscriber: eugenis.

LGTM

This revision is now accepted and ready to land.Sep 16 2020, 2:00 PM
EccoTheDolphin edited the summary of this revision. (Show Details)Sep 20 2020, 11:02 PM
EccoTheDolphin edited the summary of this revision. (Show Details)Sep 20 2020, 11:45 PM
EccoTheDolphin edited the summary of this revision. (Show Details)Sep 22 2020, 11:41 AM

[NFC] formatting: kRiscv64_ShadowOffset64->kRISCV64_ShadowOffset64

Regarding the build failure (linux > libarcher.parallel::parallel-nosuppression.c). I assume that my change is not related to this failure:

  1. This is a completely different codebase.
  2. I observe this failure on other revisions too, for example: https://reviews.llvm.org/D88580

As such I take the liberty to commit the change since it was accepted and is quite simple.

This revision was landed with ongoing or failed builds.Oct 4 2020, 6:30 AM
This revision was automatically updated to reflect the committed changes.