This is an archive of the discontinued LLVM Phabricator instance.

Differential D66194

AMDGPU/GlobalISel: Fix placeholder value used for addrspacecast
ClosedPublic

Authored by arsenm on Aug 13 2019, 10:08 PM.

Details

Reviewers
tstellar
nhaehnle
kzhuravl
kerbowa
rampitec

Diff Detail

Revision Contents

Diff 215024

lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp

Show First 20 Lines • Show All 861 Lines • ▼ Show 20 Lines MIRBuilder.buildInstr(TargetOpcode::G_SHL)
.addUse(ShiftAmt.getReg(0)); .addUse(ShiftAmt.getReg(0));
return ApertureReg; return ApertureReg;
} }
Register QueuePtr = MRI.createGenericVirtualRegister( Register QueuePtr = MRI.createGenericVirtualRegister(
LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64)); LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));
// FIXME: Placeholder until we can track the input registers. const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>();
MIRBuilder.buildConstant(QueuePtr, 0xdeadbeef); if (!loadInputValue(QueuePtr, MIRBuilder, &MFI->getArgInfo().QueuePtr))
return Register();
// Offset into amd_queue_t for group_segment_aperture_base_hi / // Offset into amd_queue_t for group_segment_aperture_base_hi /
// private_segment_aperture_base_hi. // private_segment_aperture_base_hi.
uint32_t StructOffset = (AS == AMDGPUAS::LOCAL_ADDRESS) ? 0x40 : 0x44; uint32_t StructOffset = (AS == AMDGPUAS::LOCAL_ADDRESS) ? 0x40 : 0x44;
// FIXME: Don't use undef // FIXME: Don't use undef
Value *V = UndefValue::get(PointerType::get( Value *V = UndefValue::get(PointerType::get(
Type::getInt8Ty(MF.getFunction().getContext()), Type::getInt8Ty(MF.getFunction().getContext()),
▲ Show 20 Lines • Show All 69 Lines • ▼ Show 20 Lines assert(SrcAS == AMDGPUAS::LOCAL_ADDRESS ||
SrcAS == AMDGPUAS::PRIVATE_ADDRESS); SrcAS == AMDGPUAS::PRIVATE_ADDRESS);
auto SegmentNull = auto SegmentNull =
MIRBuilder.buildConstant(SrcTy, TM.getNullPointerValue(SrcAS)); MIRBuilder.buildConstant(SrcTy, TM.getNullPointerValue(SrcAS));
auto FlatNull = auto FlatNull =
MIRBuilder.buildConstant(DstTy, TM.getNullPointerValue(DestAS)); MIRBuilder.buildConstant(DstTy, TM.getNullPointerValue(DestAS));
Register ApertureReg = getSegmentAperture(DestAS, MRI, MIRBuilder); Register ApertureReg = getSegmentAperture(DestAS, MRI, MIRBuilder);
if (!ApertureReg.isValid())
return false;
Register CmpRes = MRI.createGenericVirtualRegister(LLT::scalar(1)); Register CmpRes = MRI.createGenericVirtualRegister(LLT::scalar(1));
MIRBuilder.buildICmp(CmpInst::ICMP_NE, CmpRes, Src, SegmentNull.getReg(0)); MIRBuilder.buildICmp(CmpInst::ICMP_NE, CmpRes, Src, SegmentNull.getReg(0));
Register BuildPtr = MRI.createGenericVirtualRegister(DstTy); Register BuildPtr = MRI.createGenericVirtualRegister(DstTy);
// Coerce the type of the low half of the result so we can use merge_values. // Coerce the type of the low half of the result so we can use merge_values.
Register SrcAsInt = MRI.createGenericVirtualRegister(LLT::scalar(32)); Register SrcAsInt = MRI.createGenericVirtualRegister(LLT::scalar(32));
▲ Show 20 Lines • Show All 263 Lines • ▼ Show 20 LinesRegister AMDGPULegalizerInfo::getLiveInRegister(MachineRegisterInfo &MRI,
Register NewReg = MRI.createGenericVirtualRegister(Ty); Register NewReg = MRI.createGenericVirtualRegister(Ty);
MRI.addLiveIn(Reg, NewReg); MRI.addLiveIn(Reg, NewReg);
return NewReg; return NewReg;
} }
bool AMDGPULegalizerInfo::loadInputValue(Register DstReg, MachineIRBuilder &B, bool AMDGPULegalizerInfo::loadInputValue(Register DstReg, MachineIRBuilder &B,
const ArgDescriptor *Arg) const { const ArgDescriptor *Arg) const {
if (!Arg->isRegister()) if (!Arg->isRegister() || !Arg->getRegister().isValid())
return false; // TODO: Handle these return false; // TODO: Handle these
assert(Arg->getRegister() != 0);
assert(Arg->getRegister().isPhysical()); assert(Arg->getRegister().isPhysical());
MachineRegisterInfo &MRI = *B.getMRI(); MachineRegisterInfo &MRI = *B.getMRI();
LLT Ty = MRI.getType(DstReg); LLT Ty = MRI.getType(DstReg);
Register LiveIn = getLiveInRegister(MRI, Arg->getRegister(), Ty); Register LiveIn = getLiveInRegister(MRI, Arg->getRegister(), Ty);
if (Arg->isMasked()) { if (Arg->isMasked()) {
▲ Show 20 Lines • Show All 206 Lines • Show Last 20 Lines

test/CodeGen/AMDGPU/GlobalISel/legalize-addrspacecast.mir

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -mcpu=fiji -O0 -run-pass=legalizer -global-isel-abort=0 -o - %s | FileCheck -check-prefix=VI %s # RUN: llc -march=amdgcn -mcpu=fiji -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefix=VI %s
# RUN: llc -march=amdgcn -mcpu=gfx900 -O0 -run-pass=legalizer -global-isel-abort=0 -o - %s | FileCheck -check-prefix=GFX9 %s # RUN: llc -march=amdgcn -mcpu=gfx900 -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefix=GFX9 %s
--- ---
name: test_addrspacecast_p0_to_p1 name: test_addrspacecast_p0_to_p1
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p0_to_p1 ; VI-LABEL: name: test_addrspacecast_p0_to_p1
; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[COPY]](p0) ; VI: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[COPY]](p0)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p1) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p1)
; GFX9-LABEL: name: test_addrspacecast_p0_to_p1 ; GFX9-LABEL: name: test_addrspacecast_p0_to_p1
; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[COPY]](p0) ; GFX9: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[COPY]](p0)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p1) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p1)
%0:_(p0) = COPY $vgpr0_vgpr1 %0:_(p0) = COPY $vgpr0_vgpr1
%1:_(p1) = G_ADDRSPACE_CAST %0 %1:_(p1) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p1_to_p0 name: test_addrspacecast_p1_to_p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p1_to_p0 ; VI-LABEL: name: test_addrspacecast_p1_to_p0
; VI: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p1) ; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p1)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
; GFX9-LABEL: name: test_addrspacecast_p1_to_p0 ; GFX9-LABEL: name: test_addrspacecast_p1_to_p0
; GFX9: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p1) ; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p1)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
%0:_(p1) = COPY $vgpr0_vgpr1 %0:_(p1) = COPY $vgpr0_vgpr1
%1:_(p0) = G_ADDRSPACE_CAST %0 %1:_(p0) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p0_to_p4 name: test_addrspacecast_p0_to_p4
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p0_to_p4 ; VI-LABEL: name: test_addrspacecast_p0_to_p4
; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p4) = G_BITCAST [[COPY]](p0) ; VI: [[BITCAST:%[0-9]+]]:_(p4) = G_BITCAST [[COPY]](p0)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p4) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p4)
; GFX9-LABEL: name: test_addrspacecast_p0_to_p4 ; GFX9-LABEL: name: test_addrspacecast_p0_to_p4
; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p4) = G_BITCAST [[COPY]](p0) ; GFX9: [[BITCAST:%[0-9]+]]:_(p4) = G_BITCAST [[COPY]](p0)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p4) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p4)
%0:_(p0) = COPY $vgpr0_vgpr1 %0:_(p0) = COPY $vgpr0_vgpr1
%1:_(p4) = G_ADDRSPACE_CAST %0 %1:_(p4) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p4_to_p0 name: test_addrspacecast_p4_to_p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p4_to_p0 ; VI-LABEL: name: test_addrspacecast_p4_to_p0
; VI: [[COPY:%[0-9]+]]:_(p4) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p4) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p4) ; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p4)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
; GFX9-LABEL: name: test_addrspacecast_p4_to_p0 ; GFX9-LABEL: name: test_addrspacecast_p4_to_p0
; GFX9: [[COPY:%[0-9]+]]:_(p4) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p4) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p4) ; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p4)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
%0:_(p4) = COPY $vgpr0_vgpr1 %0:_(p4) = COPY $vgpr0_vgpr1
%1:_(p0) = G_ADDRSPACE_CAST %0 %1:_(p0) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p0_to_p999 name: test_addrspacecast_p0_to_p999
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p0_to_p999 ; VI-LABEL: name: test_addrspacecast_p0_to_p999
; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p999) = G_BITCAST [[COPY]](p0) ; VI: [[BITCAST:%[0-9]+]]:_(p999) = G_BITCAST [[COPY]](p0)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p999) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p999)
; GFX9-LABEL: name: test_addrspacecast_p0_to_p999 ; GFX9-LABEL: name: test_addrspacecast_p0_to_p999
; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p999) = G_BITCAST [[COPY]](p0) ; GFX9: [[BITCAST:%[0-9]+]]:_(p999) = G_BITCAST [[COPY]](p0)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p999) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p999)
%0:_(p0) = COPY $vgpr0_vgpr1 %0:_(p0) = COPY $vgpr0_vgpr1
%1:_(p999) = G_ADDRSPACE_CAST %0 %1:_(p999) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p999_to_p0 name: test_addrspacecast_p999_to_p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p999_to_p0 ; VI-LABEL: name: test_addrspacecast_p999_to_p0
; VI: [[COPY:%[0-9]+]]:_(p999) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p999) = COPY $vgpr0_vgpr1
; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p999) ; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p999)
; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; VI: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
; GFX9-LABEL: name: test_addrspacecast_p999_to_p0 ; GFX9-LABEL: name: test_addrspacecast_p999_to_p0
; GFX9: [[COPY:%[0-9]+]]:_(p999) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(p999) = COPY $vgpr0_vgpr1
; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p999) ; GFX9: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[COPY]](p999)
; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0) ; GFX9: $vgpr0_vgpr1 = COPY [[BITCAST]](p0)
%0:_(p999) = COPY $vgpr0_vgpr1 %0:_(p999) = COPY $vgpr0_vgpr1
%1:_(p0) = G_ADDRSPACE_CAST %0 %1:_(p0) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p5_to_p0 name: test_addrspacecast_p5_to_p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0 liveins: $vgpr0
; VI-LABEL: name: test_addrspacecast_p5_to_p0 ; VI-LABEL: name: test_addrspacecast_p5_to_p0
; VI: [[COPY:%[0-9]+]]:_(p5) = COPY $vgpr0 ; VI: [[COPY:%[0-9]+]]:_(p4) = COPY $sgpr4_sgpr5
; VI: [[C:%[0-9]+]]:_(p5) = G_CONSTANT i32 0 ; VI: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP %4, [[C]](s64)
; VI: [[C2:%[0-9]+]]:_(p4) = G_CONSTANT i64 3735928559
; VI: [[C3:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP [[C2]], [[C3]](s64)
; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4) ; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4)
; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p5), [[C]] ; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), %0(p5), %2
; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p5) ; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT %0(p5)
; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32) ; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32)
; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]] ; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], %3
; VI: [[COPY1:%[0-9]+]]:_(p5) = COPY $vgpr0
; VI: [[C1:%[0-9]+]]:_(p5) = G_CONSTANT i32 0
; VI: [[C2:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; VI: [[COPY2:%[0-9]+]]:_(p4) = COPY [[COPY]](p4)
; VI: $vgpr0_vgpr1 = COPY [[SELECT]](p0) ; VI: $vgpr0_vgpr1 = COPY [[SELECT]](p0)
; GFX9-LABEL: name: test_addrspacecast_p5_to_p0 ; GFX9-LABEL: name: test_addrspacecast_p5_to_p0
; GFX9: [[COPY:%[0-9]+]]:_(p5) = COPY $vgpr0 ; GFX9: [[COPY:%[0-9]+]]:_(p5) = COPY $vgpr0
; GFX9: [[C:%[0-9]+]]:_(p5) = G_CONSTANT i32 0 ; GFX9: [[C:%[0-9]+]]:_(p5) = G_CONSTANT i32 0
; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735 ; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735
; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16 ; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
; GFX9: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[S_GETREG_B32_]], [[C2]](s32) ; GFX9: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[S_GETREG_B32_]], [[C2]](s32)
; GFX9: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p5), [[C]] ; GFX9: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p5), [[C]]
; GFX9: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p5) ; GFX9: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p5)
; GFX9: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[SHL]](s32) ; GFX9: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[SHL]](s32)
; GFX9: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]] ; GFX9: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]]
; GFX9: $vgpr0_vgpr1 = COPY [[SELECT]](p0) ; GFX9: $vgpr0_vgpr1 = COPY [[SELECT]](p0)
%0:_(p5) = COPY $vgpr0 %0:_(p5) = COPY $vgpr0
%1:_(p0) = G_ADDRSPACE_CAST %0 %1:_(p0) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p0_to_p5 name: test_addrspacecast_p0_to_p5
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p0_to_p5 ; VI-LABEL: name: test_addrspacecast_p0_to_p5
; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; VI: [[C:%[0-9]+]]:_(p5) = G_CONSTANT i32 0 ; VI: [[C:%[0-9]+]]:_(p5) = G_CONSTANT i32 0
; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
Show All 11 Lines bb.0:
; GFX9: $vgpr0 = COPY [[SELECT]](p5) ; GFX9: $vgpr0 = COPY [[SELECT]](p5)
%0:_(p0) = COPY $vgpr0_vgpr1 %0:_(p0) = COPY $vgpr0_vgpr1
%1:_(p5) = G_ADDRSPACE_CAST %0 %1:_(p5) = G_ADDRSPACE_CAST %0
$vgpr0 = COPY %1 $vgpr0 = COPY %1
... ...
--- ---
name: test_addrspacecast_p3_to_p0 name: test_addrspacecast_p3_to_p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0 liveins: $vgpr0
; VI-LABEL: name: test_addrspacecast_p3_to_p0 ; VI-LABEL: name: test_addrspacecast_p3_to_p0
; VI: [[COPY:%[0-9]+]]:_(p3) = COPY $vgpr0 ; VI: [[COPY:%[0-9]+]]:_(p4) = COPY $sgpr4_sgpr5
; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; VI: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP %4, [[C]](s64)
; VI: [[C2:%[0-9]+]]:_(p4) = G_CONSTANT i64 3735928559
; VI: [[C3:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP [[C2]], [[C3]](s64)
; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4) ; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4)
; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p3), [[C]] ; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), %0(p3), %2
; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p3) ; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT %0(p3)
; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32) ; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32)
; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]] ; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], %3
; VI: [[COPY1:%[0-9]+]]:_(p3) = COPY $vgpr0
; VI: [[C1:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
; VI: [[C2:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; VI: [[COPY2:%[0-9]+]]:_(p4) = COPY [[COPY]](p4)
; VI: $vgpr0_vgpr1 = COPY [[SELECT]](p0) ; VI: $vgpr0_vgpr1 = COPY [[SELECT]](p0)
; GFX9-LABEL: name: test_addrspacecast_p3_to_p0 ; GFX9-LABEL: name: test_addrspacecast_p3_to_p0
; GFX9: [[COPY:%[0-9]+]]:_(p3) = COPY $vgpr0 ; GFX9: [[COPY:%[0-9]+]]:_(p3) = COPY $vgpr0
; GFX9: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; GFX9: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735 ; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735
; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16 ; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
; GFX9: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[S_GETREG_B32_]], [[C2]](s32) ; GFX9: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[S_GETREG_B32_]], [[C2]](s32)
; GFX9: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p3), [[C]] ; GFX9: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[COPY]](p3), [[C]]
; GFX9: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p3) ; GFX9: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[COPY]](p3)
; GFX9: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[SHL]](s32) ; GFX9: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[SHL]](s32)
; GFX9: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]] ; GFX9: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]]
; GFX9: $vgpr0_vgpr1 = COPY [[SELECT]](p0) ; GFX9: $vgpr0_vgpr1 = COPY [[SELECT]](p0)
%0:_(p3) = COPY $vgpr0 %0:_(p3) = COPY $vgpr0
%1:_(p0) = G_ADDRSPACE_CAST %0 %1:_(p0) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_p0_to_p3 name: test_addrspacecast_p0_to_p3
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_p0_to_p3 ; VI-LABEL: name: test_addrspacecast_p0_to_p3
; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p0) = COPY $vgpr0_vgpr1
; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
Show All 11 Lines bb.0:
; GFX9: $vgpr0 = COPY [[SELECT]](p3) ; GFX9: $vgpr0 = COPY [[SELECT]](p3)
%0:_(p0) = COPY $vgpr0_vgpr1 %0:_(p0) = COPY $vgpr0_vgpr1
%1:_(p3) = G_ADDRSPACE_CAST %0 %1:_(p3) = G_ADDRSPACE_CAST %0
$vgpr0 = COPY %1 $vgpr0 = COPY %1
... ...
--- ---
name: test_addrspacecast_v2p0_to_v2p1 name: test_addrspacecast_v2p0_to_v2p1
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1_vgpr2_vgpr3 liveins: $vgpr0_vgpr1_vgpr2_vgpr3
; VI-LABEL: name: test_addrspacecast_v2p0_to_v2p1 ; VI-LABEL: name: test_addrspacecast_v2p0_to_v2p1
; VI: [[COPY:%[0-9]+]]:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 ; VI: [[COPY:%[0-9]+]]:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
; VI: [[UV:%[0-9]+]]:_(p0), [[UV1:%[0-9]+]]:_(p0) = G_UNMERGE_VALUES [[COPY]](<2 x p0>) ; VI: [[UV:%[0-9]+]]:_(p0), [[UV1:%[0-9]+]]:_(p0) = G_UNMERGE_VALUES [[COPY]](<2 x p0>)
; VI: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[UV]](p0) ; VI: [[BITCAST:%[0-9]+]]:_(p1) = G_BITCAST [[UV]](p0)
Show All 9 Lines bb.0:
; GFX9: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p1>) ; GFX9: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p1>)
%0:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 %0:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
%1:_(<2 x p1>) = G_ADDRSPACE_CAST %0 %1:_(<2 x p1>) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %1 $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %1
... ...
--- ---
name: test_addrspacecast_v2p1_to_v2p0 name: test_addrspacecast_v2p1_to_v2p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1_vgpr2_vgpr3 liveins: $vgpr0_vgpr1_vgpr2_vgpr3
; VI-LABEL: name: test_addrspacecast_v2p1_to_v2p0 ; VI-LABEL: name: test_addrspacecast_v2p1_to_v2p0
; VI: [[COPY:%[0-9]+]]:_(<2 x p1>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 ; VI: [[COPY:%[0-9]+]]:_(<2 x p1>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
; VI: [[UV:%[0-9]+]]:_(p1), [[UV1:%[0-9]+]]:_(p1) = G_UNMERGE_VALUES [[COPY]](<2 x p1>) ; VI: [[UV:%[0-9]+]]:_(p1), [[UV1:%[0-9]+]]:_(p1) = G_UNMERGE_VALUES [[COPY]](<2 x p1>)
; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[UV]](p1) ; VI: [[BITCAST:%[0-9]+]]:_(p0) = G_BITCAST [[UV]](p1)
Show All 9 Lines bb.0:
; GFX9: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p0>) ; GFX9: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p0>)
%0:_(<2 x p1>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 %0:_(<2 x p1>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
%1:_(<2 x p0>) = G_ADDRSPACE_CAST %0 %1:_(<2 x p0>) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %1 $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %1
... ...
--- ---
name: test_addrspacecast_v2p0_to_v2p3 name: test_addrspacecast_v2p0_to_v2p3
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1_vgpr2_vgpr3 liveins: $vgpr0_vgpr1_vgpr2_vgpr3
; VI-LABEL: name: test_addrspacecast_v2p0_to_v2p3 ; VI-LABEL: name: test_addrspacecast_v2p0_to_v2p3
; VI: [[COPY:%[0-9]+]]:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 ; VI: [[COPY:%[0-9]+]]:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
; VI: [[UV:%[0-9]+]]:_(p0), [[UV1:%[0-9]+]]:_(p0) = G_UNMERGE_VALUES [[COPY]](<2 x p0>) ; VI: [[UV:%[0-9]+]]:_(p0), [[UV1:%[0-9]+]]:_(p0) = G_UNMERGE_VALUES [[COPY]](<2 x p0>)
; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
Show All 21 Lines bb.0:
; GFX9: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x p3>) ; GFX9: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x p3>)
%0:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3 %0:_(<2 x p0>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
%1:_(<2 x p3>) = G_ADDRSPACE_CAST %0 %1:_(<2 x p3>) = G_ADDRSPACE_CAST %0
$vgpr0_vgpr1 = COPY %1 $vgpr0_vgpr1 = COPY %1
... ...
--- ---
name: test_addrspacecast_v2p3_to_v2p0 name: test_addrspacecast_v2p3_to_v2p0
machineFunctionInfo:
argumentInfo:
queuePtr: { reg: '$sgpr4_sgpr5' }
body: | body: |
bb.0: bb.0:
liveins: $vgpr0_vgpr1 liveins: $vgpr0_vgpr1
; VI-LABEL: name: test_addrspacecast_v2p3_to_v2p0 ; VI-LABEL: name: test_addrspacecast_v2p3_to_v2p0
; VI: [[COPY:%[0-9]+]]:_(<2 x p3>) = COPY $vgpr0_vgpr1 ; VI: [[COPY:%[0-9]+]]:_(p4) = COPY $sgpr4_sgpr5
; VI: [[UV:%[0-9]+]]:_(p3), [[UV1:%[0-9]+]]:_(p3) = G_UNMERGE_VALUES [[COPY]](<2 x p3>) ; VI: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP %8, [[C]](s64)
; VI: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; VI: [[C2:%[0-9]+]]:_(p4) = G_CONSTANT i64 3735928559
; VI: [[COPY1:%[0-9]+]]:_(p4) = COPY [[C2]](p4)
; VI: [[C3:%[0-9]+]]:_(s64) = G_CONSTANT i64 68
; VI: [[GEP:%[0-9]+]]:_(p4) = G_GEP [[COPY1]], [[C3]](s64)
; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4) ; VI: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[GEP]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4)
; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[UV]](p3), [[C]] ; VI: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), %3(p3), %6
; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT [[UV]](p3) ; VI: [[PTRTOINT:%[0-9]+]]:_(s32) = G_PTRTOINT %3(p3)
; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32) ; VI: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT]](s32), [[LOAD]](s32)
; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], [[C1]] ; VI: [[SELECT:%[0-9]+]]:_(p0) = G_SELECT [[ICMP]](s1), [[MV]], %7
; VI: [[GEP1:%[0-9]+]]:_(p4) = G_GEP [[C2]], [[C3]](s64) ; VI: [[COPY1:%[0-9]+]]:_(<2 x p3>) = COPY $vgpr0_vgpr1
; VI: [[UV:%[0-9]+]]:_(p3), [[UV1:%[0-9]+]]:_(p3) = G_UNMERGE_VALUES [[COPY1]](<2 x p3>)
; VI: [[C1:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
; VI: [[C2:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; VI: [[COPY2:%[0-9]+]]:_(p4) = COPY [[COPY]](p4)
; VI: [[GEP1:%[0-9]+]]:_(p4) = G_GEP [[COPY2]], [[C]](s64)
; VI: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[GEP1]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4) ; VI: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[GEP1]](p4) :: (dereferenceable invariant load 4 from `i8 addrspace(4)* undef` + 68, addrspace 4)
; VI: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[UV1]](p3), [[C]] ; VI: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(ne), [[UV]](p3), [[C1]]
; VI: [[PTRTOINT1:%[0-9]+]]:_(s32) = G_PTRTOINT [[UV1]](p3) ; VI: [[PTRTOINT1:%[0-9]+]]:_(s32) = G_PTRTOINT [[UV]](p3)
; VI: [[MV1:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT1]](s32), [[LOAD1]](s32) ; VI: [[MV1:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[PTRTOINT1]](s32), [[LOAD1]](s32)
; VI: [[SELECT1:%[0-9]+]]:_(p0) = G_SELECT [[ICMP1]](s1), [[MV1]], [[C1]] ; VI: [[SELECT1:%[0-9]+]]:_(p0) = G_SELECT [[ICMP1]](s1), [[MV1]], [[C2]]
; VI: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x p0>) = G_BUILD_VECTOR [[SELECT]](p0), [[SELECT1]](p0) ; VI: [[COPY3:%[0-9]+]]:_(p4) = COPY [[COPY]](p4)
; VI: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x p0>) = G_BUILD_VECTOR [[SELECT1]](p0), [[SELECT]](p0)
; VI: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p0>) ; VI: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x p0>)
; GFX9-LABEL: name: test_addrspacecast_v2p3_to_v2p0 ; GFX9-LABEL: name: test_addrspacecast_v2p3_to_v2p0
; GFX9: [[COPY:%[0-9]+]]:_(<2 x p3>) = COPY $vgpr0_vgpr1 ; GFX9: [[COPY:%[0-9]+]]:_(<2 x p3>) = COPY $vgpr0_vgpr1
; GFX9: [[UV:%[0-9]+]]:_(p3), [[UV1:%[0-9]+]]:_(p3) = G_UNMERGE_VALUES [[COPY]](<2 x p3>) ; GFX9: [[UV:%[0-9]+]]:_(p3), [[UV1:%[0-9]+]]:_(p3) = G_UNMERGE_VALUES [[COPY]](<2 x p3>)
; GFX9: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1 ; GFX9: [[C:%[0-9]+]]:_(p3) = G_CONSTANT i32 -1
; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0 ; GFX9: [[C1:%[0-9]+]]:_(p0) = G_CONSTANT i64 0
; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735 ; GFX9: [[S_GETREG_B32_:%[0-9]+]]:sreg_32(s32) = S_GETREG_B32 30735
; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16 ; GFX9: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
Show All 17 Lines