Page MenuHomePhabricator

Petar.Avramovic (Petar Avramovic)
User

Projects

User does not belong to any projects.

User Details

User Since
Feb 21 2018, 6:39 AM (99 w, 2 d)

Recent Activity

Mon, Jan 13

Petar.Avramovic accepted D72544: GlobalISel: Fix assertion on wide G_ZEXT sources.

LGTM.

Mon, Jan 13, 2:41 AM · Restricted Project

Fri, Jan 3

Petar.Avramovic added a comment to D72034: [GlobalISel][RFC] Importing patterns with PtrValueType and nullptr.

G_CONSTANT can already directly have a pointer type, so I don't see a reason that the extra G_INTTOPTR needs to be involved.

When I started this patch I thought the same. nullptr was translated like that some time ago, D44762 changed it to what we have now. NullPtrValue was meant to match IRTranslator's translation of llvm-ir null

Fri, Jan 3, 1:32 AM · Restricted Project

Tue, Dec 31

Petar.Avramovic created D72034: [GlobalISel][RFC] Importing patterns with PtrValueType and nullptr.
Tue, Dec 31, 4:04 AM · Restricted Project

Mon, Dec 30

Petar.Avramovic added a comment to D71363: [MIPS GlobalISel] Select bitreverse.

Buildbot failures depend on compiler used to build clang.
Problem was in order which new MachineInstructions get inserted into MachineFunction.
Generated assembler does the same thing, but regression tests require consistent behavior regardless of compiler used.
In:

return B.buildOr(Dst, B.buildLShr(Ty, B.buildAnd(Ty, Src, MaskLoNTo0), C_N),
                 B.buildAnd(Ty, B.buildShl(Ty, Src, C_N), MaskLoNTo0));

it is important which method was executed first since they insert MachineInstructions into MachineFunction. Order of execution:
gcc

B.buildAnd(Ty, B.buildShl(Ty, Src, C_N), MaskLoNTo0)
B.buildLShr(Ty, B.buildAnd(Ty, Src, MaskLoNTo0), C_N)
Mon, Dec 30, 9:27 AM · Restricted Project
Petar.Avramovic committed rG98f72a5107ce: [MIPS GlobalISel] Select bitreverse. Recommit (authored by Petar.Avramovic).
[MIPS GlobalISel] Select bitreverse. Recommit
Mon, Dec 30, 9:18 AM
Petar.Avramovic committed rGdbc136e0fe7e: [MIPS GlobalISel] Select bitreverse (authored by Petar.Avramovic).
[MIPS GlobalISel] Select bitreverse
Mon, Dec 30, 2:35 AM
Petar.Avramovic closed D71363: [MIPS GlobalISel] Select bitreverse.
Mon, Dec 30, 2:34 AM · Restricted Project
Petar.Avramovic committed rG94a24e7a401b: [MIPS GlobalISel] Select bswap (authored by Petar.Avramovic).
[MIPS GlobalISel] Select bswap
Mon, Dec 30, 2:23 AM
Petar.Avramovic closed D71362: [MIPS GlobalISel] Select bswap.
Mon, Dec 30, 2:23 AM · Restricted Project

Dec 18 2019

Petar.Avramovic added a comment to D70858: [GlobalISel][RFC] Importing insert/extract vector element patterns.

Ping.

Dec 18 2019, 6:18 AM · Restricted Project

Dec 12 2019

Petar.Avramovic added a comment to D71363: [MIPS GlobalISel] Select bitreverse.

This patch needs only bswap, I just checked and it worked fine for me, what was the error?

Dec 12 2019, 10:14 AM · Restricted Project
Petar.Avramovic updated the diff for D71363: [MIPS GlobalISel] Select bitreverse.

Forgot to run regression tests for amd.

Dec 12 2019, 6:29 AM · Restricted Project

Dec 11 2019

Petar.Avramovic added a child revision for D71362: [MIPS GlobalISel] Select bswap: D71363: [MIPS GlobalISel] Select bitreverse.
Dec 11 2019, 8:49 AM · Restricted Project
Petar.Avramovic added a parent revision for D71363: [MIPS GlobalISel] Select bitreverse: D71362: [MIPS GlobalISel] Select bswap.
Dec 11 2019, 8:49 AM · Restricted Project
Petar.Avramovic created D71363: [MIPS GlobalISel] Select bitreverse.
Dec 11 2019, 8:49 AM · Restricted Project
Petar.Avramovic created D71362: [MIPS GlobalISel] Select bswap.
Dec 11 2019, 8:46 AM · Restricted Project

Dec 9 2019

Petar.Avramovic updated the diff for D70858: [GlobalISel][RFC] Importing insert/extract vector element patterns.

Rebase and ping.

Dec 9 2019, 9:56 AM · Restricted Project

Dec 2 2019

Petar.Avramovic added inline comments to D70858: [GlobalISel][RFC] Importing insert/extract vector element patterns.
Dec 2 2019, 6:10 AM · Restricted Project
Petar.Avramovic updated the diff for D70858: [GlobalISel][RFC] Importing insert/extract vector element patterns.

Attempt to switch to insertelt and extractelt for mips. Simplified a few lines.

Dec 2 2019, 5:34 AM · Restricted Project

Nov 29 2019

Petar.Avramovic created D70858: [GlobalISel][RFC] Importing insert/extract vector element patterns.
Nov 29 2019, 7:48 AM · Restricted Project

Nov 28 2019

Petar.Avramovic accepted D70808: [mips] Check that features required by built-ins are enabled.

LGTM.

Nov 28 2019, 6:28 AM · Restricted Project

Nov 26 2019

Petar.Avramovic accepted D70648: [mips] Fix sc, scs, ll, lld instructions expanding.

LGTM.

Nov 26 2019, 4:24 AM · Restricted Project

Nov 25 2019

Petar.Avramovic added a comment to D70564: [GlobalISel] LegalizationArtifactCombiner: Fix a bug in tryCombineMerges.

With removed xfail from tests, this looks good to me. I would like to hear if other reviewers have comments.

Nov 25 2019, 7:47 AM · Restricted Project

Nov 22 2019

Petar.Avramovic added a comment to D70564: [GlobalISel] LegalizationArtifactCombiner: Fix a bug in tryCombineMerges.

RegbankSelect doesn't track newly created instruction and I had to set reg bank manually. Here is the patch that sets regbank for newly created COPY instructions

.

Nov 22 2019, 5:38 AM · Restricted Project

Nov 15 2019

Petar.Avramovic committed rG1f559353a782: [MIPS GlobalISel] Select andi, ori and xori (authored by Petar.Avramovic).
[MIPS GlobalISel] Select andi, ori and xori
Nov 15 2019, 2:43 AM
Petar.Avramovic closed D70185: [MIPS GlobalISel] Select andi, ori and xori.
Nov 15 2019, 2:43 AM · Restricted Project
Petar.Avramovic committed rGdda8e9554071: [MIPS GlobalISel] Select addiu (authored by Petar.Avramovic).
[MIPS GlobalISel] Select addiu
Nov 15 2019, 2:39 AM
Petar.Avramovic closed D70184: [MIPS GlobalISel] Select addiu.
Nov 15 2019, 2:38 AM · Restricted Project

Nov 14 2019

Petar.Avramovic accepted D70202: [mips] Enable `la` pseudo instruction on 64-bit arch.

Since n32 worked before, you could change

It accepts la pseudo instruction on 64-bit arch and just shows a warning.

It accepts la pseudo instruction on arch with 64-bit pointers and just shows a warning.

Nov 14 2019, 7:30 AM · Restricted Project

Nov 13 2019

Petar.Avramovic created D70185: [MIPS GlobalISel] Select andi, ori and xori.
Nov 13 2019, 8:00 AM · Restricted Project
Petar.Avramovic created D70184: [MIPS GlobalISel] Select addiu.
Nov 13 2019, 7:59 AM · Restricted Project

Nov 12 2019

Petar.Avramovic added a comment to D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.

I don't fully understand G_BUILD_VECTOR_TRUNC. Such opcode does not exist in llvm-ir and as such can only be created in legalizer or later (at the moment at least). The problem here is the context sensitive legality (we still avoid this) along side with type legality. e.g. types might be fine but we still can't select an instructions because vector is built from different virtual registers (so splat is not an option) and we should perform lower. At the current state of legalizer I don't think it is possible to have it legal for type and as such I planned to handle it with custom legalization by either context sensitive select or lower.

Nov 12 2019, 4:16 AM · Restricted Project
Petar.Avramovic added a comment to D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.

Ping.

Nov 12 2019, 12:45 AM · Restricted Project

Nov 6 2019

Petar.Avramovic accepted D69851: [mips] Write `AFL_EXT_OCTEONP` flag to the `.MIPS.abiflags` section.

LGTM.

Nov 6 2019, 8:08 AM · Restricted Project
Petar.Avramovic accepted D69850: [mips] Support `octeon+` CPU in the `.set arch=` directive.

LGTM.

Nov 6 2019, 8:08 AM · Restricted Project
Petar.Avramovic accepted D69849: [mips] Implement Octeon+ `saa` and `saad` instructions.

Correction from previous comment, tests for SaaAddr and SaadAddr are already present.

Nov 6 2019, 7:59 AM · Restricted Project

Nov 5 2019

Petar.Avramovic added a comment to D69849: [mips] Implement Octeon+ `saa` and `saad` instructions.

Missing test for SaaAddr and SaadAddr.

Nov 5 2019, 10:38 AM · Restricted Project

Nov 4 2019

Petar.Avramovic added a comment to D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.

I have just saw these two asserts that forbid different types of vector scalar and element scalar
https://github.com/llvm/llvm-project/blob/a0324e911374441151903ed0d828e0fc1994c167/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp#L1090
https://github.com/llvm/llvm-project/blob/a0324e911374441151903ed0d828e0fc1994c167/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp#L1100
Widen scalar change does not trigger asserts since it only changes operand instead of making new instruction. How do we approach this issue then?
Btw, based on G_ZEXTLOAD and G_SEXTLOAD, are G_SEXT_EXTRACT_VECTOR_ELT and G_ZEXT_EXTRACT_VECTOR_ELT a consideration?
They would have different element scalar then vector scalar.

Nov 4 2019, 7:31 AM · Restricted Project
Petar.Avramovic added a comment to D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.

I don't understand the motivation.
The vector element and insert element type need to match, but it appears there's a missing verifier check

This is definitely true for llvm-ir insertelement and extractvalue.
But SDAG nodes ISD::INSERT_VECTOR_ELT and ISD::EXTRACT_VECTOR_ELT don't follow this,
Mips uses DAGTypeLegalizer::PromoteIntegerResult for i8 and i16 and promotes them to i32 leaving vector scalar type unchanged.
In .td file element being inserted/extracted has i32 operand type (for i8, i16 and i32) and instruction is selected based on vector type (v16i8, v8i16, v4i32).

Nov 4 2019, 4:05 AM · Restricted Project
Petar.Avramovic added a comment to D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index.

D69513 goes first, following what SDAG does
%8:_(<16 x s8>) = G_INSERT_VECTOR_ELT %6:_, %7:_(s8), %5:_(s32)
should change only insert elt scalar type, and leave vector scalar type as is
%8:_(<16 x s8>) = G_INSERT_VECTOR_ELT %6:_, %7:_(s32), %5:_(s32) (in function: insert_i8)
insert instruction is selected based on vector type, inserted scalar is always i32 (i32 or i64 for mips64)

Nov 4 2019, 1:29 AM · Restricted Project

Nov 1 2019

Petar.Avramovic added a child revision for D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index: D69712: [MIPS GlobalISel] Select MSA insert_vector_elt with variable index.
Nov 1 2019, 6:44 AM · Restricted Project
Petar.Avramovic added a parent revision for D69712: [MIPS GlobalISel] Select MSA insert_vector_elt with variable index: D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index.
Nov 1 2019, 6:44 AM · Restricted Project
Petar.Avramovic created D69712: [MIPS GlobalISel] Select MSA insert_vector_elt with variable index.
Nov 1 2019, 6:44 AM · Restricted Project
Petar.Avramovic added a parent revision for D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index: D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.
Nov 1 2019, 6:35 AM · Restricted Project
Petar.Avramovic added a child revision for D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt: D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index.
Nov 1 2019, 6:35 AM · Restricted Project
Petar.Avramovic created D69711: [MIPS GlobalISel] Select MSA insert_vector_elt with immediate index.
Nov 1 2019, 6:35 AM · Restricted Project
Petar.Avramovic committed rGd32a6f0812d4: [MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelector (authored by Petar.Avramovic).
[MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelector
Nov 1 2019, 5:30 AM
Petar.Avramovic closed D69663: [MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelector.
Nov 1 2019, 5:30 AM · Restricted Project
Petar.Avramovic updated the diff for D69663: [MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelector.

Address review comments.

Nov 1 2019, 5:21 AM · Restricted Project

Oct 31 2019

Petar.Avramovic created D69663: [MIPS GlobalISel] Improve reg bank handling in MipsInstructionSelector.
Oct 31 2019, 8:18 AM · Restricted Project

Oct 28 2019

Petar.Avramovic added inline comments to D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.
Oct 28 2019, 8:25 AM · Restricted Project
Petar.Avramovic created D69513: [GlobalISel] Widen one type at the time for insert/extract vector elt.
Oct 28 2019, 8:20 AM · Restricted Project

Oct 25 2019

Petar.Avramovic committed rG417dd6782505: [MIPS GlobalISel] Select MSA vector generic and builtin fsqrt (authored by Petar.Avramovic).
[MIPS GlobalISel] Select MSA vector generic and builtin fsqrt
Oct 25 2019, 5:50 AM
Petar.Avramovic closed D69376: [MIPS GlobalISel] Select MSA vector generic and builtin fsqrt.
Oct 25 2019, 5:49 AM · Restricted Project

Oct 24 2019

Petar.Avramovic created D69376: [MIPS GlobalISel] Select MSA vector generic and builtin fsqrt.
Oct 24 2019, 5:05 AM · Restricted Project
Petar.Avramovic committed rGe3b49df50e4f: [MIPS GlobalISel] Select MSA vector generic and builtin fabs (authored by Petar.Avramovic).
[MIPS GlobalISel] Select MSA vector generic and builtin fabs
Oct 24 2019, 4:53 AM
Petar.Avramovic closed D69346: [MIPS GlobalISel] Select MSA vector generic and builtin fabs.
Oct 24 2019, 4:53 AM · Restricted Project
Petar.Avramovic updated the diff for D69346: [MIPS GlobalISel] Select MSA vector generic and builtin fabs.

Fix names of test files, be more specific in summary about llvm.fabs.* type since MIPS can generate scalar llvm.fabs.* but cannot generate vector llvm.fabs.*.

Oct 24 2019, 4:41 AM · Restricted Project
Petar.Avramovic committed rG914ce66413e9: [MIPS GlobalISel] MSA vector generic and builtin fadd, fsub, fmul, fdiv (authored by Petar.Avramovic).
[MIPS GlobalISel] MSA vector generic and builtin fadd, fsub, fmul, fdiv
Oct 24 2019, 1:22 AM
Petar.Avramovic closed D69340: [MIPS GlobalISel] MSA vector generic and builtin fadd, fsub, fmul, fdiv.
Oct 24 2019, 1:22 AM · Restricted Project
Petar.Avramovic committed rG1d7f79c0171d: [MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, urem (authored by Petar.Avramovic).
[MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, urem
Oct 24 2019, 1:11 AM
Petar.Avramovic closed D69333: [MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, urem.
Oct 24 2019, 1:11 AM · Restricted Project

Oct 23 2019

Petar.Avramovic created D69346: [MIPS GlobalISel] Select MSA vector generic and builtin fabs.
Oct 23 2019, 9:46 AM · Restricted Project
Petar.Avramovic created D69340: [MIPS GlobalISel] MSA vector generic and builtin fadd, fsub, fmul, fdiv.
Oct 23 2019, 6:33 AM · Restricted Project
Petar.Avramovic updated the summary of D69333: [MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, urem.
Oct 23 2019, 6:05 AM · Restricted Project
Petar.Avramovic created D69333: [MIPS GlobalISel] MSA vector generic and builtin sdiv, srem, udiv, urem.
Oct 23 2019, 4:51 AM · Restricted Project
Petar.Avramovic committed rGd1815dacb00d: [MIPS GlobalISel] Select MSA vector generic and builtin mul (authored by Petar.Avramovic).
[MIPS GlobalISel] Select MSA vector generic and builtin mul
Oct 23 2019, 2:27 AM
Petar.Avramovic closed D69310: [MIPS GlobalISel] Select MSA vector generic and builtin mul.
Oct 23 2019, 2:27 AM · Restricted Project
Petar.Avramovic committed rGc46d24f5c314: [MIPS GlobalISel] Select MSA vector generic and builtin sub (authored by Petar.Avramovic).
[MIPS GlobalISel] Select MSA vector generic and builtin sub
Oct 23 2019, 2:18 AM
Petar.Avramovic closed D69306: [MIPS GlobalISel] Select MSA vector generic and builtin sub.
Oct 23 2019, 2:18 AM · Restricted Project

Oct 22 2019

Petar.Avramovic created D69310: [MIPS GlobalISel] Select MSA vector generic and builtin mul.
Oct 22 2019, 9:04 AM · Restricted Project
Petar.Avramovic created D69306: [MIPS GlobalISel] Select MSA vector generic and builtin sub.
Oct 22 2019, 8:09 AM · Restricted Project
Petar.Avramovic committed rG95290827d7d0: [MIParser] Set RegClassOrRegBank during instruction parsing (authored by Petar.Avramovic).
[MIParser] Set RegClassOrRegBank during instruction parsing
Oct 22 2019, 7:26 AM
Petar.Avramovic closed D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.
Oct 22 2019, 7:25 AM · Restricted Project
Petar.Avramovic committed rL375502: [MIParser] Set RegClassOrRegBank during instruction parsing.
[MIParser] Set RegClassOrRegBank during instruction parsing
Oct 22 2019, 7:23 AM
Petar.Avramovic committed rGe4af9de36ca6: [MIPS GlobalISel] Select MSA vector generic and builtin add (authored by Petar.Avramovic).
[MIPS GlobalISel] Select MSA vector generic and builtin add
Oct 22 2019, 6:56 AM
Petar.Avramovic committed rL375501: [MIPS GlobalISel] Select MSA vector generic and builtin add.
[MIPS GlobalISel] Select MSA vector generic and builtin add
Oct 22 2019, 6:56 AM
Petar.Avramovic closed D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.
Oct 22 2019, 6:56 AM · Restricted Project

Oct 18 2019

Petar.Avramovic added a comment to D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.

RegClassOrRegBank is a PointerUnion<const TargetRegisterClass *, const RegisterBank *>.
Plain nullptr is a const TargetRegisterClass * (the first template type)
but static_cast<RegisterBank *>(nullptr) is nullptr of const RegisterBank * type.

Oct 18 2019, 1:43 AM · Restricted Project

Oct 17 2019

Petar.Avramovic committed rL375098: Request commit access for petar.avramovic.
Request commit access for petar.avramovic
Oct 17 2019, 3:42 AM

Oct 16 2019

Petar.Avramovic updated the diff for D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.

Addressed review comments.

Oct 16 2019, 9:32 AM · Restricted Project
Petar.Avramovic added a comment to D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.

Will wait for conclusion of D68946 before commit, to see what to do with mir tests for legalizer.

Oct 16 2019, 9:32 AM · Restricted Project
Petar.Avramovic added inline comments to D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.
Oct 16 2019, 7:11 AM · Restricted Project
Petar.Avramovic added inline comments to D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.
Oct 16 2019, 3:08 AM · Restricted Project
Petar.Avramovic updated the diff for D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.

Rebased.

Oct 16 2019, 2:44 AM · Restricted Project
Petar.Avramovic updated the diff for D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.

Fix flags in tests.

Oct 16 2019, 2:43 AM · Restricted Project

Oct 15 2019

Petar.Avramovic added a child revision for D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add: D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.
Oct 15 2019, 6:36 AM · Restricted Project
Petar.Avramovic added a parent revision for D68946: [MIParser] Set RegClassOrRegBank during instruction parsing: D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.
Oct 15 2019, 6:36 AM · Restricted Project
Petar.Avramovic updated the diff for D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.

Add dedicated test for MIParser.

Oct 15 2019, 6:36 AM · Restricted Project
Petar.Avramovic created D68984: [MIPS GlobalISel] Select MSA vector generic and builtin add.
Oct 15 2019, 6:31 AM · Restricted Project
Petar.Avramovic committed rL374872: [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store.
[MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store
Oct 15 2019, 2:45 AM
Petar.Avramovic committed rG599591f3d47c: [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store (authored by Petar.Avramovic).
[MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store
Oct 15 2019, 2:44 AM
Petar.Avramovic closed D68867: [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store.
Oct 15 2019, 2:44 AM · Restricted Project
Petar.Avramovic committed rGf7c213c9c43c: [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC] (authored by Petar.Avramovic).
[MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC]
Oct 15 2019, 2:44 AM
Petar.Avramovic closed D68866: [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC].
Oct 15 2019, 2:43 AM · Restricted Project
Petar.Avramovic committed rL374870: [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC].
[MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC]
Oct 15 2019, 2:40 AM

Oct 14 2019

Petar.Avramovic added a comment to D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.

Motivation is having same behavior for GlobalISel legalizer tests for -stop-after=legalizer (llvm-ir input) and -run-pass=legalizer (mir input created from output of same llvm-ir input by pass before legalizer), later has few extra COPY instructions.
Mips has builtin functions (not available as generic opcode) that correspond to a machine instruction, and as such can be selected during legalization.
When selected, register classes also have to be constrained because other passes leave target specific instructions as they are.
Such builtin functions turned to intrinsic and are handled in MipsLegalizerInfo::legalizeIntrinsic.

Oct 14 2019, 9:20 AM · Restricted Project
Petar.Avramovic created D68946: [MIParser] Set RegClassOrRegBank during instruction parsing.
Oct 14 2019, 9:01 AM · Restricted Project

Oct 11 2019

Petar.Avramovic added a parent revision for D68867: [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store: D68866: [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC].
Oct 11 2019, 5:45 AM · Restricted Project
Petar.Avramovic added a child revision for D68866: [MIPS GlobalISel] Refactor MipsRegisterBankInfo [NFC]: D68867: [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store.
Oct 11 2019, 5:45 AM · Restricted Project