This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Set SEW on VPseudoTernaryWithTailPolicy and VPseudoTernaryWithTailPolicyRoundingMode

Authored by michaelmaitland on Aug 30 2023, 2:47 PM.



The SEW field should be set here so llvm-mca can correctly resolve the
SchedClassID from the InversePseudosTable.

Diff Detail

Event Timeline

Herald added a project: Restricted Project. · View Herald Transcript
michaelmaitland requested review of this revision.Aug 30 2023, 2:47 PM
Herald added a project: Restricted Project. · View Herald TranscriptAug 30 2023, 2:47 PM

The reduction formula has a bug in it, and I plan to fix it in a follow up patch.

Add reduction instr between vsetvlis

wangpc accepted this revision.Aug 30 2023, 10:15 PM


This revision is now accepted and ready to land.Aug 30 2023, 10:15 PM

I removed test case as I plan on adding one that is more complete and shows the intended behavior more effectivley.

This revision was landed with ongoing or failed builds.Aug 31 2023, 12:00 PM
This revision was automatically updated to reflect the committed changes.