Page MenuHomePhabricator

andreadb (Andrea Di Biagio)
User

Projects

User does not belong to any projects.

User Details

User Since
May 9 2013, 11:10 AM (328 w, 2 d)

Recent Activity

Yesterday

andreadb committed rG8e9af64da6c9: [X86][BtVer2] Add a read-advance to every implicit register use of… (authored by andreadb).
[X86][BtVer2] Add a read-advance to every implicit register use of…
Fri, Aug 23, 5:21 AM
andreadb committed rG1630f64e2f6c: [X86][BtVer2] Fix latency of ALU RMW instructions. (authored by andreadb).
[X86][BtVer2] Fix latency of ALU RMW instructions.
Fri, Aug 23, 4:38 AM
andreadb added a comment to D66636: [X86][BtVer2] Fix latency of ALU RMW instructions..

LGTM - for the ADC/SBB fix I'd recommend adding a WriteADCRMW class instead of adding yet more overrides.

Fri, Aug 23, 4:16 AM · Restricted Project
andreadb created D66636: [X86][BtVer2] Fix latency of ALU RMW instructions..
Fri, Aug 23, 3:23 AM · Restricted Project

Thu, Aug 22

andreadb committed rGc9649eb9dab7: [X86][BtVer2] Fix latency/throughput of scalar integer MUL instructions. (authored by andreadb).
[X86][BtVer2] Fix latency/throughput of scalar integer MUL instructions.
Thu, Aug 22, 8:21 AM
andreadb updated the diff for D66547: [X86][BtVer2] Fix latency/throughput of scalar integer MUL instructions..

Patch rebased.

Thu, Aug 22, 7:51 AM · Restricted Project
andreadb committed rG589cb004dee7: [MCA] consistently use MCPhysReg instead of unsigned as register type. NFCI (authored by andreadb).
[MCA] consistently use MCPhysReg instead of unsigned as register type. NFCI
Thu, Aug 22, 6:32 AM
andreadb committed rGc6744055adf9: [X86][BtVer2] Fix latency and throughput of XCHG and XADD. (authored by andreadb).
[X86][BtVer2] Fix latency and throughput of XCHG and XADD.
Thu, Aug 22, 4:33 AM

Wed, Aug 21

andreadb updated the diff for D66535: [X86][BtVer2] Fix latency and throughput of XCHG and XADD..

Address review comment.

Wed, Aug 21, 12:58 PM · Restricted Project
andreadb created D66547: [X86][BtVer2] Fix latency/throughput of scalar integer MUL instructions..
Wed, Aug 21, 11:50 AM · Restricted Project
andreadb updated the diff for D66535: [X86][BtVer2] Fix latency and throughput of XCHG and XADD..

Patch updated.

Wed, Aug 21, 8:10 AM · Restricted Project
andreadb updated the summary of D66535: [X86][BtVer2] Fix latency and throughput of XCHG and XADD..
Wed, Aug 21, 7:52 AM · Restricted Project
andreadb created D66535: [X86][BtVer2] Fix latency and throughput of XCHG and XADD..
Wed, Aug 21, 7:19 AM · Restricted Project

Tue, Aug 20

andreadb committed rG2e897a94f587: [X86][BtVer2] Use ReadAfterLd entries for the register operands of CMPXCHG. (authored by andreadb).
[X86][BtVer2] Use ReadAfterLd entries for the register operands of CMPXCHG.
Tue, Aug 20, 10:07 AM
andreadb committed rG16111d3795c7: [X86][BtVer2] Fix latency and throughput of atomic INC/DEC/NEG/NOT. (authored by andreadb).
[X86][BtVer2] Fix latency and throughput of atomic INC/DEC/NEG/NOT.
Tue, Aug 20, 7:34 AM
andreadb closed D66469: [X86][BtVer2] Fix latency and throughput of atomic INC/DEC/NEG/NOT..
Tue, Aug 20, 7:33 AM · Restricted Project
andreadb created D66469: [X86][BtVer2] Fix latency and throughput of atomic INC/DEC/NEG/NOT..
Tue, Aug 20, 4:46 AM · Restricted Project
andreadb committed rGb1bdd97a2671: [X86][Btver2] Fix latency and throughput of CMPXCHG instructions. (authored by andreadb).
[X86][Btver2] Fix latency and throughput of CMPXCHG instructions.
Tue, Aug 20, 3:25 AM

Mon, Aug 19

andreadb updated the diff for D66424: [X86][Btver2] Fix latency and throughput of CMPXCHG instructions..

Patch updated.

Mon, Aug 19, 12:21 PM · Restricted Project
andreadb committed rGbf989187c30f: [X86] Move scheduling tests for CMPXCHG to the corresponding resources-x86_64.s… (authored by andreadb).
[X86] Move scheduling tests for CMPXCHG to the corresponding resources-x86_64.s…
Mon, Aug 19, 11:20 AM
andreadb updated the diff for D66424: [X86][Btver2] Fix latency and throughput of CMPXCHG instructions..

Address review comment.

Mon, Aug 19, 10:18 AM · Restricted Project
andreadb committed rGecbaba672e18: [X86] Added extensive scheduling model tests for all the CMPXCHG variants. NFC (authored by andreadb).
[X86] Added extensive scheduling model tests for all the CMPXCHG variants. NFC
Mon, Aug 19, 10:08 AM
andreadb added inline comments to D66424: [X86][Btver2] Fix latency and throughput of CMPXCHG instructions..
Mon, Aug 19, 9:54 AM · Restricted Project
andreadb created D66424: [X86][Btver2] Fix latency and throughput of CMPXCHG instructions..
Mon, Aug 19, 9:17 AM · Restricted Project

Thu, Aug 15

andreadb committed rG3de2f0330f4b: [MCA] Slightly refactor class RetireControlUnit, and add the ability to… (authored by andreadb).
[MCA] Slightly refactor class RetireControlUnit, and add the ability to…
Thu, Aug 15, 8:30 AM
andreadb committed rG7aa0dbb664ea: [MCA] Slightly refactor the logic in ResourceManager. NFCI (authored by andreadb).
[MCA] Slightly refactor the logic in ResourceManager. NFCI
Thu, Aug 15, 5:41 AM

Fri, Aug 9

andreadb committed rG8616a7702636: [MCA] Fix MSVC 19.16 build with libc++ (authored by andreadb).
[MCA] Fix MSVC 19.16 build with libc++
Fri, Aug 9, 5:43 AM
andreadb committed rGcbec9af6bfb0: [MCA] Add flag -show-encoding to llvm-mca. (authored by andreadb).
[MCA] Add flag -show-encoding to llvm-mca.
Fri, Aug 9, 4:30 AM
andreadb added a comment to D65844: [MCA] Fix MSVC 19.16 build with libc++.

Could you commit this on my behalf? Please edit the comment if you wish.

Fri, Aug 9, 4:29 AM · Restricted Project
andreadb added a comment to D65948: [MCA] Add flag -show-encoding to llvm-mca..

Thanks Guillaume.

Fri, Aug 9, 4:20 AM · Restricted Project

Thu, Aug 8

andreadb added a comment to D65948: [MCA] Add flag -show-encoding to llvm-mca..

Is it already transitively enabled by -all-stats/-all-views, i think not?

No it is not.

TBH I'd prefer that this is disabled by default - it bulks out the instruction view quite a bit

By default - i totally agree. But not by an explicit "please show me everything; no but really please do".

Thu, Aug 8, 9:47 AM · Restricted Project
andreadb added a comment to D65948: [MCA] Add flag -show-encoding to llvm-mca..

Is it already transitively enabled by -all-stats/-all-views, i think not?

Thu, Aug 8, 9:32 AM · Restricted Project
andreadb updated the diff for D65948: [MCA] Add flag -show-encoding to llvm-mca..

Address review comments.

Thu, Aug 8, 9:20 AM · Restricted Project
andreadb added a comment to D65948: [MCA] Add flag -show-encoding to llvm-mca..

Docs missing.

Thu, Aug 8, 8:06 AM · Restricted Project
andreadb created D65948: [MCA] Add flag -show-encoding to llvm-mca..
Thu, Aug 8, 6:28 AM · Restricted Project
andreadb committed rG987331671f02: [MCA] Remove dependency from InstrBuilder in mca::Context. NFC (authored by andreadb).
[MCA] Remove dependency from InstrBuilder in mca::Context. NFC
Thu, Aug 8, 3:31 AM

Wed, Aug 7

andreadb accepted D65844: [MCA] Fix MSVC 19.16 build with libc++.

A colleague ( @gbedwell ) pointed out that this is likely to be the same MSVC bug originally reported here:
https://developercommunity.visualstudio.com/content/problem/343550/webkit-an-undefined-class-is-not-allowed-as-an-arg.html.

Wed, Aug 7, 4:15 AM · Restricted Project

Mon, Aug 5

andreadb committed rG225655f82c3f: [MCA][doc] Add a section for the 'Bottleneck Analysis'. (authored by andreadb).
[MCA][doc] Add a section for the 'Bottleneck Analysis'.
Mon, Aug 5, 6:19 AM

Fri, Aug 2

andreadb added a comment to D65354: [X86] Let MachineCombiner reassociate adds for ILP.

Skimming through the RegisterPressure class and the approach MachineLICM uses, the mechanics of adding regrester pressure tracking to MachineCombiner don't seem too bad. I'm fairly confident we can do so without too much work, though I haven't fully worked it through much less written the code, so that might be a gotcha. Thanks everyone for the pointers.

The question left is what would we use the register pressure *for*? As in, what heuristics would make sense to impose the machine combiner?

Should we only do transforms which don't increase register pressure? Only increase it by an amount under the register class limit? The later is tempting, but then we might inhibit other transforms which also want to increase register pressure. What's the right tradeoff? I think register pressure preserving is probably too restrictive, but I'm not sure where the sweat spot is.

Fri, Aug 2, 9:50 AM · Restricted Project
andreadb committed rG207e3af5018e: [MCA] Add support for printing immedate values as hex. Also enable lexing of… (authored by andreadb).
[MCA] Add support for printing immedate values as hex. Also enable lexing of…
Fri, Aug 2, 3:41 AM

Thu, Aug 1

andreadb updated the diff for D65588: [MCA] Add support for printing immedate values as hex. Also enable lexing of masm binary and hex literals..

Addressed review comment.

Thu, Aug 1, 10:38 AM · Restricted Project
andreadb added inline comments to D65588: [MCA] Add support for printing immedate values as hex. Also enable lexing of masm binary and hex literals..
Thu, Aug 1, 10:19 AM · Restricted Project
andreadb created D65588: [MCA] Add support for printing immedate values as hex. Also enable lexing of masm binary and hex literals..
Thu, Aug 1, 9:58 AM · Restricted Project
andreadb accepted D65564: Improve raw_ostream so that you can "write" colors using operator<<.

LGTM too.

Thu, Aug 1, 9:15 AM · Restricted Project, Restricted Project

Jun 27 2019

andreadb accepted D63873: [docs][tools] Add missing "program" tags to rst files.

LGTM

Jun 27 2019, 5:53 AM · Restricted Project

Jun 26 2019

andreadb added a comment to D63628: AMD K10 (Barcelona) Initial Scheduler model.

Thanks for taking a look!

Out of curiosity, did you investigate on why three benchmarks show a 6% slowdown?

Actually no, i didn't look at that as of this moment.
It doesn't appear to be noise, but those 4 tests are essentially covering
the same codepath, so the reason will be the same for all of them.

Jun 26 2019, 3:50 AM · Restricted Project

Jun 24 2019

andreadb added a comment to D63628: AMD K10 (Barcelona) Initial Scheduler model.

Rather pedantic, but shouldn't the model be called K10 or Fam10 instead of Barcelona, which was just one of the chips in the series?

I'm not sure, actually.

This seemed more consistent, because e.g. there are -mcpu=bdver[1-4],
with bd being bulldozer which was the first chip in the 15h series.
Those aren't -mcpu=k15ver[1-4], and not -mcpu={bulldozer,piledriver,steamroller,excavator},
and following the consistency logic that is already inconsistent, and latter would be
even more confusing since bulldozer would then refer both to the 15h series
and just a single model in the series, with all other models being different.

This isn't the case here, there is no -mcpu=k10ver2;
-mcpu=fam10h and -mcpu=barcelona are synonyms in X86.td
(i don't know if latter chips actually *should* be separate)

So i'm not sure, i can totally rename, but TO ME the current scheme follows preexisting pattern.

Jun 24 2019, 6:04 AM · Restricted Project
andreadb added a comment to D63628: AMD K10 (Barcelona) Initial Scheduler model.

Out of curiosity, did you investigate on why three benchmarks show a 6% slowdown?

Jun 24 2019, 5:33 AM · Restricted Project
andreadb added a comment to D63628: AMD K10 (Barcelona) Initial Scheduler model.

Hi Roman,

Jun 24 2019, 5:21 AM · Restricted Project

Jun 21 2019

andreadb committed rGdd0dc19b1c07: Set an explicit x86 triple for test bottleneck-analysis.s added by my r364045. (authored by andreadb).
Set an explicit x86 triple for test bottleneck-analysis.s added by my r364045.
Jun 21 2019, 7:05 AM
andreadb committed rGaa9b6468bdc9: [MCA][Bottleneck Analysis] Teach how to compute a critical sequence of… (authored by andreadb).
[MCA][Bottleneck Analysis] Teach how to compute a critical sequence of…
Jun 21 2019, 6:32 AM

Jun 20 2019

andreadb updated the diff for D63543: [MCA][Bottleneck Analysis] Teach how to compute a critical sequence of instructions based on the simulation..

Patch updated.

Jun 20 2019, 9:54 AM · Restricted Project
andreadb added a comment to D63543: [MCA][Bottleneck Analysis] Teach how to compute a critical sequence of instructions based on the simulation..

Awesome patch. I'm cool with this as long as Simon's comments are addressed.

Jun 20 2019, 4:15 AM · Restricted Project

Jun 19 2019

andreadb committed rG792510f86949: [llvm-mca][docs] clarify how the quality of the perf report is affected by the… (authored by andreadb).
[llvm-mca][docs] clarify how the quality of the perf report is affected by the…
Jun 19 2019, 9:08 AM
andreadb added a comment to D63556: [llvm-mca][docs] clarify how the quality of the perf report is affected by the quality of the scheduling models..

Thanks for the reviews @lebedev.ri and @mattd

Jun 19 2019, 8:57 AM · Restricted Project
andreadb updated subscribers of D63556: [llvm-mca][docs] clarify how the quality of the perf report is affected by the quality of the scheduling models..

Forgot to add llvm-commits to the subscribers. Apologies for the spam.

Jun 19 2019, 8:17 AM · Restricted Project
andreadb created D63556: [llvm-mca][docs] clarify how the quality of the perf report is affected by the quality of the scheduling models..
Jun 19 2019, 8:02 AM · Restricted Project
andreadb added inline comments to D63543: [MCA][Bottleneck Analysis] Teach how to compute a critical sequence of instructions based on the simulation..
Jun 19 2019, 6:20 AM · Restricted Project
andreadb created D63543: [MCA][Bottleneck Analysis] Teach how to compute a critical sequence of instructions based on the simulation..
Jun 19 2019, 5:00 AM · Restricted Project

Jun 18 2019

andreadb committed rG3b2f5df12c88: [MCA] Slightly refactor the bottleneck analysis view. NFCI (authored by andreadb).
[MCA] Slightly refactor the bottleneck analysis view. NFCI
Jun 18 2019, 5:58 AM

Jun 17 2019

andreadb accepted D63246: [X86][SSE] Prevent misaligned non-temporal vector load/store combines.

Looks good to me.

Jun 17 2019, 6:09 AM · Restricted Project

Jun 14 2019

andreadb committed rG6b78e4d0a43b: [MCA] Ignore invalid processor resource writes of zero cycles. NFCI (authored by andreadb).
[MCA] Ignore invalid processor resource writes of zero cycles. NFCI
Jun 14 2019, 6:29 AM

Jun 10 2019

andreadb committed rGc650a9084fcb: [llvm-mca] Enable bottleneck analysis when flag -all-views is specified. (authored by andreadb).
[llvm-mca] Enable bottleneck analysis when flag -all-views is specified.
Jun 10 2019, 9:54 AM
andreadb committed rG49d8699ecc57: [MCA] Fix -Wunused-private-field warning after r362933. NFC (authored by andreadb).
[MCA] Fix -Wunused-private-field warning after r362933. NFC
Jun 10 2019, 6:33 AM
andreadb committed rG47db08dbb19c: [MCA] Further refactor the bottleneck analysis view. NFCI. (authored by andreadb).
[MCA] Further refactor the bottleneck analysis view. NFCI.
Jun 10 2019, 5:48 AM
andreadb accepted D63040: [Docs] [llvm-mca] Point out a caveat for using llvm-mca markers in source code..

Looks very good.

Jun 10 2019, 3:29 AM · Restricted Project

Jun 8 2019

andreadb added reviewers for D63040: [Docs] [llvm-mca] Point out a caveat for using llvm-mca markers in source code.: mattd, RKSimon, spatel.

I understand your point.

Jun 8 2019, 1:29 PM · Restricted Project
andreadb added a comment to D63040: [Docs] [llvm-mca] Point out a caveat for using llvm-mca markers in source code..

Hi Max,

Jun 8 2019, 5:31 AM · Restricted Project

Jun 4 2019

andreadb accepted D61764: [LV] Suppress vectorization in some nontemporal cases.

I think this patch looks good.
The new TTI hooks looks good, and the change seems conservative enough. But more importantly it fixes the perf issue reported as PR40759.

Jun 4 2019, 9:50 AM · Restricted Project

Jun 1 2019

andreadb committed rG6a989c358cc7: [MCA][Scheduler] Change how memory instructions are dispatched to the pending… (authored by andreadb).
[MCA][Scheduler] Change how memory instructions are dispatched to the pending…
Jun 1 2019, 8:20 AM

May 31 2019

andreadb committed rG065bd45da9de: [MCA] Remove unused fields from BottleneckAnalysis. NFC (authored by andreadb).
[MCA] Remove unused fields from BottleneckAnalysis. NFC
May 31 2019, 11:01 AM
andreadb committed rG312f3a2bbf45: [MCA] Refactor class BottleneckAnalysis. NFCI (authored by andreadb).
[MCA] Refactor class BottleneckAnalysis. NFCI
May 31 2019, 10:19 AM

May 29 2019

andreadb committed rG280ac1fd1dc3: [MCA] Refactor class LSUnit. NFCI (authored by andreadb).
[MCA] Refactor class LSUnit. NFCI
May 29 2019, 4:37 AM

May 26 2019

andreadb committed rGc2493ce4a40b: [MCA][Scheduler] Improved critical memory dependency computation. (authored by andreadb).
[MCA][Scheduler] Improved critical memory dependency computation.
May 26 2019, 12:49 PM
andreadb committed rGa549dd25607d: [MCA] Refactor the logic that computes the critical memory dependency info. NFCI (authored by andreadb).
[MCA] Refactor the logic that computes the critical memory dependency info. NFCI
May 26 2019, 11:40 AM

May 24 2019

andreadb committed rG21977d8e29f8: [MCA] Zero-initialize field CRD in InstructionBase. Also run clang-format on a… (authored by andreadb).
[MCA] Zero-initialize field CRD in InstructionBase. Also run clang-format on a…
May 24 2019, 6:54 AM
andreadb accepted D62360: [X86] Add zero idioms to the haswell, broadwell, and skylake schedule models. Add 256-bit fp xor to sandybridge zero idioms.

LGTM (modulo the changes requested by Simon).

May 24 2019, 4:06 AM · Restricted Project

May 23 2019

andreadb committed rG27b3b5d952c5: [MCA] Add the ability to compute critical register dependency of an instruction. (authored by andreadb).
[MCA] Add the ability to compute critical register dependency of an instruction.
May 23 2019, 9:31 AM
andreadb committed rGdd0d9e01eeaa: [MCA] Introduce class LSUnitBase and let LSUnit derive from it. (authored by andreadb).
[MCA] Introduce class LSUnitBase and let LSUnit derive from it.
May 23 2019, 6:41 AM
andreadb committed rG28afd8dc7112: [MCA] Make the bool conversion operator in class InstRef explicit. NFCI (authored by andreadb).
[MCA] Make the bool conversion operator in class InstRef explicit. NFCI
May 23 2019, 3:48 AM

May 9 2019

andreadb committed rG4e62554bfae2: [MCA] Add support for nested and overlapping region markers (authored by andreadb).
[MCA] Add support for nested and overlapping region markers
May 9 2019, 8:19 AM
andreadb updated the diff for D61676: [MCA] Add support for nested and overlapping region markers.

Patch updated.

May 9 2019, 6:31 AM · Restricted Project
andreadb added a comment to D61676: [MCA] Add support for nested and overlapping region markers.

This looks nice! We should probably also have a test for the case where a user specifies an END before a BEGIN tag.

May 9 2019, 6:14 AM · Restricted Project

May 8 2019

andreadb created D61676: [MCA] Add support for nested and overlapping region markers.
May 8 2019, 5:57 AM · Restricted Project
andreadb committed rGd52a542e4cb6: [MCA] Don't add a name to the default code region. (authored by andreadb).
[MCA] Don't add a name to the default code region.
May 8 2019, 4:03 AM
andreadb committed rG86654dd8a046: [MCA] Slightly refactor CodeRegion.h. NFCI (authored by andreadb).
[MCA] Slightly refactor CodeRegion.h. NFCI
May 8 2019, 3:44 AM
andreadb committed rG69b8b17945f0: [MCA] Remove dead assignment. NFC (authored by andreadb).
[MCA] Remove dead assignment. NFC
May 8 2019, 3:28 AM

May 5 2019

andreadb committed rG0460a3629b25: [MCA] Notify event listeners when instructions transition to the Pending state. (authored by andreadb).
[MCA] Notify event listeners when instructions transition to the Pending state.
May 5 2019, 9:10 AM

May 3 2019

andreadb added a comment to D61472: [X86FixupLEAs] Turn optIncDec into a generic two address LEA optimizer. Support LEA64_32r properly..

Overall, the patch looks good to me.

May 3 2019, 7:17 AM · Restricted Project, Restricted Project

May 2 2019

andreadb accepted D51160: Adjust MIScheduler to use ProcResource counts.
May 2 2019, 4:59 AM · Restricted Project

May 1 2019

andreadb added a reviewer for D61355: [ThinLTO] Fix unreachable code when parsing summary entries.: wristow.
May 1 2019, 3:37 AM · Restricted Project
andreadb added reviewers for D61355: [ThinLTO] Fix unreachable code when parsing summary entries.: bd1976llvm, kromanova, kbelochapka.
May 1 2019, 3:36 AM · Restricted Project

Apr 30 2019

andreadb accepted D60993: [X86] Initial cleanups on the FixupLEAs pass. Separate Atom LEA creation from other LEA optimizations..

LGTM

Apr 30 2019, 4:28 AM · Restricted Project

Apr 28 2019

andreadb committed rG43003f0fec7f: [MCA] Fix typo in AVX2 gather tests. NFC (authored by andreadb).
[MCA] Fix typo in AVX2 gather tests. NFC
Apr 28 2019, 3:55 AM

Apr 27 2019

andreadb committed rGd77dc9ada206: [MCA] Add field `IsEliminated` to class Instruction. NFCI (authored by andreadb).
[MCA] Add field `IsEliminated` to class Instruction. NFCI
Apr 27 2019, 4:58 AM

Apr 16 2019

andreadb committed rG57cef5867295: [MCA] Moved the bottleneck analysis to its own file. NFCI (authored by andreadb).
[MCA] Moved the bottleneck analysis to its own file. NFCI
Apr 16 2019, 11:02 PM

Apr 11 2019

andreadb committed rG2050dff996a2: [MCA] Remove wrong comments from a test. NFC (authored by andreadb).
[MCA] Remove wrong comments from a test. NFC
Apr 11 2019, 3:14 AM

Apr 10 2019

andreadb accepted D60441: [X86] Make _Int instructions the preferred instructon for the assembly parser and disassembly parser to remove inconsistencies between VEX and EVEX..

Architecturally that read really does exist. Its not a false dependency. That read defines the upper bits of the result. The fact that AVX and SSE were different before this patch seems like a bug. It looks like with your proposed change they would still be different. That doesn't seem right.

Right. Sorry. The upper bits of the result are unmodified for the SSE variants. So yes, it was a bug before, and that read does exist in practice.

Apr 10 2019, 4:59 AM · Restricted Project

Apr 9 2019

andreadb added a comment to D60441: [X86] Make _Int instructions the preferred instructon for the assembly parser and disassembly parser to remove inconsistencies between VEX and EVEX..

Architecturally that read really does exist. Its not a false dependency. That read defines the upper bits of the result. The fact that AVX and SSE were different before this patch seems like a bug. It looks like with your proposed change they would still be different. That doesn't seem right.

Apr 9 2019, 11:11 AM · Restricted Project
andreadb added a comment to D60441: [X86] Make _Int instructions the preferred instructon for the assembly parser and disassembly parser to remove inconsistencies between VEX and EVEX..

The reason why there is a regression is because this patch adds an extra input operand to the following instructions:

cvtsi2ssl  %ecx, %xmm0
cvtsi2sdl  %ecx, %xmm0
Apr 9 2019, 9:48 AM · Restricted Project