This is an archive of the discontinued LLVM Phabricator instance.

Differential D158380

x^xmodify xtensa.td code
Needs ReviewPublic

Authored by leikang123 on Aug 20 2023, 7:36 PM.
This revision needs review, but there are no reviewers specified.

Details

Reviewers
None

Diff Detail

Event Timeline

leikang123 created this revision.Aug 20 2023, 7:36 PM
Herald added a project: Restricted Project. · View Herald TranscriptAug 20 2023, 7:36 PM
Herald added subscribers: sstefan1, hiraditya. · View Herald Transcript
leikang123 requested review of this revision.Aug 20 2023, 7:36 PM
Herald added a project: Restricted Project. · View Herald TranscriptAug 20 2023, 7:36 PM
Herald added a subscriber: llvm-commits. · View Herald Transcript
Harbormaster completed remote builds in B253750: Diff 551879.Aug 20 2023, 8:48 PM

Revision Contents

PathSize
llvm/
lib/
Target/
Xtensa/
63 lines

Diff 551879

llvm/lib/Target/Xtensa/Xtensa.td

//===- Xtensa.td - Describe the Xtensa Target Machine ------*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Target-independent interfaces
//===----------------------------------------------------------------------===//
include "llvm/Target/Target.td"
//===----------------------------------------------------------------------===//
// Subtarget Features.
//===----------------------------------------------------------------------===//
def FeatureDensity : SubtargetFeature<"density", "HasDensity", "true",
"Enable Density instructions">;
def HasDensity : Predicate<"Subtarget->hasDensity()">,
AssemblerPredicate<(all_of FeatureDensity)>;
//===----------------------------------------------------------------------===//
// Xtensa supported processors.
//===----------------------------------------------------------------------===//
class Proc<string Name, list<SubtargetFeature> Features>
: Processor<Name, NoItineraries, Features>;
def : Proc<"generic", []>;
//===----------------------------------------------------------------------===//
// Register File Description
//===----------------------------------------------------------------------===//
include "XtensaRegisterInfo.td"
//===----------------------------------------------------------------------===//
// Instruction Descriptions
//===----------------------------------------------------------------------===//
include "XtensaInstrInfo.td"
def XtensaInstrInfo : InstrInfo;
//===----------------------------------------------------------------------===//
// Target Declaration
//===----------------------------------------------------------------------===//
def XtensaAsmParser : AsmParser {
let ShouldEmitMatchRegisterAltName = 1;
}
def XtensaInstPrinter : AsmWriter {
string AsmWriterClassName = "InstPrinter";
}
def Xtensa : Target {
let InstructionSet = XtensaInstrInfo;
let AssemblyWriters = [XtensaInstPrinter];
let AssemblyParsers = [XtensaAsmParser];
}