This is an archive of the discontinued LLVM Phabricator instance.

Differential D129295

[AMDGPU] Add GFX11 test coverage
ClosedPublic

Authored by foad on Jul 7 2022, 8:25 AM.

Details

Reviewers
Joe_Nash
rampitec
Petar.Avramovic
arsenm
Group Reviewers
Restricted Project
Commits
rG5cae88164e52: [AMDGPU] Add GFX11 test coverage
Summary

Add GFX11 test coverage to a bunch of tests where it was easy to do so,
mostly because the checks are autogenerated and/or GFX11 can share the
same checks as GFX10.

Diff Detail

Event Timeline

foad created this revision.Jul 7 2022, 8:25 AM
Herald added a project: Restricted Project. · View Herald TranscriptJul 7 2022, 8:25 AM
Herald added subscribers: kosarev, mstorsjo, jdoerfert and 9 others. · View Herald Transcript
foad requested review of this revision.Jul 7 2022, 8:25 AM
Herald added a project: Restricted Project. · View Herald TranscriptJul 7 2022, 8:25 AM
Herald added subscribers: llvm-commits, wdng. · View Herald Transcript
arsenm accepted this revision.Jul 7 2022, 8:38 AM
This revision is now accepted and ready to land.Jul 7 2022, 8:38 AM
Harbormaster completed remote builds in B174168: Diff 442931.Jul 7 2022, 9:15 AM
Joe_Nash accepted this revision.Jul 7 2022, 10:24 AM
This revision was landed with ongoing or failed builds.Jul 8 2022, 1:14 AM
Closed by commit rG5cae88164e52: [AMDGPU] Add GFX11 test coverage (authored by foad). · Explain Why
This revision was automatically updated to reflect the committed changes.
foad added a commit: rG5cae88164e52: [AMDGPU] Add GFX11 test coverage.

Large Diff

This large diff affects 168 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
llvm/
test/
CodeGen/
AMDGPU/
GlobalISel/
1 line
1 line
311 lines
883 lines
1 line
125 lines
136 lines
229 lines
329 lines
1217 lines
2304 lines
291 lines
676 lines
533 lines
248 lines
1 line
121 lines
1 line
243 lines
1668 lines
1619 lines
930 lines
1809 lines
54 lines
33 lines
33 lines
1 line
1 line
1 line
429 lines
1 line
469 lines
323 lines
99 lines
99 lines
1 line
61 lines
103 lines
60 lines
50 lines
34 lines
34 lines
318 lines
1 line
108 lines
95 lines
46 lines
832 lines
745 lines
1 line
311 lines
184 lines
244 lines
789 lines
1 line
129 lines
108 lines
1 line
56 lines
1 line
1 line
28 lines
1 line
653 lines
992 lines
218 lines
526 lines
602 lines
25 lines
143 lines
204 lines
1 line
267 lines
549 lines
127 lines
8 lines
47 lines
64 lines
128 lines
45 lines
2 lines
136 lines
208 lines
567 lines
106 lines
300 lines
3218 lines
433 lines
338 lines
178 lines
1069 lines
940 lines
391 lines
387 lines
514 lines
1 line
528 lines
1 line
133 lines
1 line
2 lines
1 line
11 lines
3 lines
5 lines
12 lines
10 lines
3 lines
307 lines
15 lines
14 lines
35 lines
183 lines
192 lines
35 lines
100 lines
89 lines
101 lines
1 line
1 line
566 lines
542 lines
1 line
501 lines
1 line
1 line
1 line
124 lines
1 line
126 lines
113 lines
102 lines
1 line
1 line
398 lines
1 line
457 lines
197 lines
58 lines
110 lines
95 lines
79 lines
123 lines
112 lines
1 line
1 line
1 line
1 line
123 lines
112 lines
1 line
132 lines
112 lines
1 line
220 lines
1 line
1 line
1 line
237 lines
574 lines
32 lines
132 lines
120 lines
1 line
1 line
1 line
1 line
1 line

Diff 443162

llvm/test/CodeGen/AMDGPU/GlobalISel/add.v2i16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/add_shl.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/andn2.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/ashr.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/bswap.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/constant-bus-restriction.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/dynamic-alloca-uniform.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement.i128.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement.i16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement.i8.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/extractelement.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fma.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fmed3.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fmul.v2f16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fpow.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fshl.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/fshr.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.i16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.i8.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.large.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-atomic-cmpxchg-local.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-atomic-cmpxchg-region.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fract.f64.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-constant.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fmad.s16.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ballot.i32.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.div.fmas.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.div.scale.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.fadd.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.fmin.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.v.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.fmul.legacy.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.icmp.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.if.break.i32.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.is.private.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.is.shared.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.s.setreg.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.writelane.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/load-local.128.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/load-local.96.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/load-unaligned.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/lshr.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/mul.v2i16.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/orn2.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/roundeven.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/shl-ext-reduce.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/shl.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/shlN_add.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/store-local.128.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/store-local.96.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/xnor.ll

llvm/test/CodeGen/AMDGPU/GlobalISel/zextload.ll

llvm/test/CodeGen/AMDGPU/add3.ll

llvm/test/CodeGen/AMDGPU/add_shl.ll

llvm/test/CodeGen/AMDGPU/amd.endpgm.ll

llvm/test/CodeGen/AMDGPU/and_or.ll

llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll

llvm/test/CodeGen/AMDGPU/atomic_optimizations_global_pointer.ll

llvm/test/CodeGen/AMDGPU/atomic_optimizations_pixelshader.ll

llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll

llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll

llvm/test/CodeGen/AMDGPU/carryout-selection.ll

llvm/test/CodeGen/AMDGPU/cc-update.ll

llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll

llvm/test/CodeGen/AMDGPU/combine-add-zext-xor.ll

llvm/test/CodeGen/AMDGPU/ctlz.ll

llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll

llvm/test/CodeGen/AMDGPU/ds-sub-offset.ll

llvm/test/CodeGen/AMDGPU/elf-header-flags-mach.ll

llvm/test/CodeGen/AMDGPU/expand-scalar-carry-out-select-user.ll

llvm/test/CodeGen/AMDGPU/fast-unaligned-load-store.global.ll

llvm/test/CodeGen/AMDGPU/fast-unaligned-load-store.private.ll

llvm/test/CodeGen/AMDGPU/fmad-formation-fmul-distribute-denormal-mode.ll

llvm/test/CodeGen/AMDGPU/fneg-fold-legalize-dag-increase-insts.ll

llvm/test/CodeGen/AMDGPU/fp-min-max-buffer-atomics.ll

llvm/test/CodeGen/AMDGPU/fpow.ll

llvm/test/CodeGen/AMDGPU/frem.ll

llvm/test/CodeGen/AMDGPU/fshl.ll

llvm/test/CodeGen/AMDGPU/fshr.ll

llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll

llvm/test/CodeGen/AMDGPU/gfx-callable-preserved-registers.ll

llvm/test/CodeGen/AMDGPU/gfx-callable-return-types.ll

llvm/test/CodeGen/AMDGPU/global-atomics-fp.ll

llvm/test/CodeGen/AMDGPU/global-saddr-atomics.ll

llvm/test/CodeGen/AMDGPU/global-saddr-load.ll

llvm/test/CodeGen/AMDGPU/global-saddr-store.ll

llvm/test/CodeGen/AMDGPU/idiv-licm.ll

llvm/test/CodeGen/AMDGPU/imm16.ll

llvm/test/CodeGen/AMDGPU/insert-branch-w32.mir

llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ballot.i32.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.p.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.v.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmul.legacy.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lds.direct.load.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lds.param.load.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.load.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.store.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.memrealtime.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.setreg.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.tbuffer.load.ll

llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.tbuffer.store.ll

llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll

llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll

llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll

llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll

llvm/test/CodeGen/AMDGPU/load-local.128.ll

llvm/test/CodeGen/AMDGPU/load-local.96.ll

llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll

llvm/test/CodeGen/AMDGPU/mcp-overlap-after-propagation.mir

llvm/test/CodeGen/AMDGPU/memory-legalizer-invalid-syncscope.ll

llvm/test/CodeGen/AMDGPU/offset-split-flat.ll

llvm/test/CodeGen/AMDGPU/offset-split-global.ll

llvm/test/CodeGen/AMDGPU/or3.ll

llvm/test/CodeGen/AMDGPU/promote-constOffset-to-imm.ll

llvm/test/CodeGen/AMDGPU/propagate-attributes-bitcast-function.ll

llvm/test/CodeGen/AMDGPU/propagate-attributes-clone.ll

llvm/test/CodeGen/AMDGPU/propagate-attributes-single-set.ll

llvm/test/CodeGen/AMDGPU/ptrmask.ll

llvm/test/CodeGen/AMDGPU/rel32.ll

llvm/test/CodeGen/AMDGPU/saddo.ll

llvm/test/CodeGen/AMDGPU/saddsat.ll

llvm/test/CodeGen/AMDGPU/shl.v2i16.ll

llvm/test/CodeGen/AMDGPU/shl_add.ll

llvm/test/CodeGen/AMDGPU/shl_or.ll

llvm/test/CodeGen/AMDGPU/shrink-add-sub-constant.ll

llvm/test/CodeGen/AMDGPU/shrink-instructions-implicit-vcclo.mir

llvm/test/CodeGen/AMDGPU/skip-if-dead.ll

llvm/test/CodeGen/AMDGPU/ssubsat.ll

llvm/test/CodeGen/AMDGPU/stack-pointer-offset-relative-frameindex.ll

llvm/test/CodeGen/AMDGPU/store-local.128.ll

llvm/test/CodeGen/AMDGPU/store-local.96.ll

llvm/test/CodeGen/AMDGPU/store-weird-sizes.ll

llvm/test/CodeGen/AMDGPU/strict_fadd.f16.ll

llvm/test/CodeGen/AMDGPU/strict_fadd.f32.ll

llvm/test/CodeGen/AMDGPU/strict_fadd.f64.ll

llvm/test/CodeGen/AMDGPU/strict_fma.f16.ll

llvm/test/CodeGen/AMDGPU/strict_fma.f32.ll

llvm/test/CodeGen/AMDGPU/strict_fma.f64.ll

llvm/test/CodeGen/AMDGPU/strict_fmul.f16.ll

llvm/test/CodeGen/AMDGPU/strict_fmul.f32.ll

llvm/test/CodeGen/AMDGPU/strict_fmul.f64.ll

llvm/test/CodeGen/AMDGPU/strict_fsub.f16.ll

llvm/test/CodeGen/AMDGPU/strict_fsub.f32.ll

llvm/test/CodeGen/AMDGPU/strict_fsub.f64.ll

llvm/test/CodeGen/AMDGPU/sub.v2i16.ll

llvm/test/CodeGen/AMDGPU/sub_i1.ll

llvm/test/CodeGen/AMDGPU/subvector-test.mir

llvm/test/CodeGen/AMDGPU/twoaddr-fma.mir

llvm/test/CodeGen/AMDGPU/usubsat.ll

llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll

llvm/test/CodeGen/AMDGPU/vgpr-descriptor-waterfall-loop-idom-update.ll

llvm/test/CodeGen/AMDGPU/vgpr-tuple-allocation.ll

llvm/test/CodeGen/AMDGPU/waitcnt-overflow.mir

llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-any.ll

llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-disabled.ll

llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-enabled.ll

llvm/test/CodeGen/AMDGPU/xor3.ll

llvm/test/CodeGen/AMDGPU/xor_add.ll