It was only handled for FLAT initially because we did not have
unaligned DS instructions lowering. Now it is implemented but
the bug is not handled.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local-128.mir | ||
---|---|---|
4 | Should this get a runline with and without cumode? |
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local-128.mir | ||
---|---|---|
4 | It does not make sense, this must be legalized and test only runs selector. |
Should this get a runline with and without cumode?