This is an archive of the discontinued LLVM Phabricator instance.

Differential D98975

[NFC][ValueTypes] Align code by column
ClosedPublic

Authored by achieveartificialintelligence on Mar 19 2021, 11:37 AM.

Details

Reviewers
craig.topper
Commits
rG4d11baab25a8: [NFC][ValueTypes] Align code by column
Summary

I adjusted some whitespaces.

Diff Detail

Event Timeline

achieveartificialintelligence created this revision.Mar 19 2021, 11:37 AM
Herald added subscribers: vkmr, dexonsmith, evandro and 11 others. · View Herald TranscriptMar 19 2021, 11:37 AM
achieveartificialintelligence requested review of this revision.Mar 19 2021, 11:37 AM
Herald added a project: Restricted Project. · View Herald TranscriptMar 19 2021, 11:37 AM
Herald added subscribers: llvm-commits, aheejin. · View Herald Transcript
achieveartificialintelligence updated this revision to Diff 331966.Mar 19 2021, 11:53 AM

Resume some whitespaces.

craig.topper accepted this revision.Mar 19 2021, 11:55 AM

Why does this have RISCV in its title?

Otherwise LGTM

This revision is now accepted and ready to land.Mar 19 2021, 11:55 AM
achieveartificialintelligence updated this revision to Diff 331974.Mar 19 2021, 12:07 PM

Align code by column

achieveartificialintelligence retitled this revision from [NFC][ValueTypes][RISCV]Align code by column to [NFC][ValueTypes] Align code by column.Mar 19 2021, 12:09 PM
In D98975#2638308, @craig.topper wrote:

Why does this have RISCV in its title?

Otherwise LGTM

Thanks, I've revised the title.

craig.topper added inline comments.Mar 19 2021, 12:16 PM
llvm/include/llvm/CodeGen/ValueTypes.td
150–151

Should this after a space after the comma?

150–151

Maybe align all the colons in this group with the colon from externref?

211

Should we be aligning the : and the start of ValueType rather than the 251?

craig.topper requested changes to this revision.Mar 19 2021, 12:16 PM
This revision now requires changes to proceed.Mar 19 2021, 12:16 PM
achieveartificialintelligence updated this revision to Diff 331979.Mar 19 2021, 12:35 PM

Align code by column

Harbormaster completed remote builds in B94760: Diff 331960.Mar 19 2021, 1:39 PM
Harbormaster completed remote builds in B94765: Diff 331966.Mar 19 2021, 2:09 PM
Harbormaster completed remote builds in B94769: Diff 331974.Mar 19 2021, 2:31 PM
Harbormaster completed remote builds in B94774: Diff 331979.Mar 19 2021, 2:59 PM
craig.topper accepted this revision.Mar 19 2021, 6:29 PM

LGTM

This revision is now accepted and ready to land.Mar 19 2021, 6:29 PM
This revision was landed with ongoing or failed builds.Mar 19 2021, 10:43 PM
Closed by commit rG4d11baab25a8: [NFC][ValueTypes] Align code by column (authored by achieveartificialintelligence). · Explain Why
This revision was automatically updated to reflect the committed changes.
achieveartificialintelligence marked 3 inline comments as done.
achieveartificialintelligence added a commit: rG4d11baab25a8: [NFC][ValueTypes] Align code by column.

Revision Contents

PathSize
llvm/
include/
llvm/
CodeGen/
352 lines
Support/
56 lines

Diff 332080

llvm/include/llvm/CodeGen/ValueTypes.td

Show All 12 Lines
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
class ValueType<int size, int value> { class ValueType<int size, int value> {
string Namespace = "MVT"; string Namespace = "MVT";
int Size = size; int Size = size;
int Value = value; int Value = value;
} }
def OtherVT: ValueType<0 , 1>; // "Other" value def OtherVT : ValueType<0, 1>; // "Other" value
def i1 : ValueType<1 , 2>; // One bit boolean value def i1 : ValueType<1, 2>; // One bit boolean value
def i8 : ValueType<8 , 3>; // 8-bit integer value def i8 : ValueType<8, 3>; // 8-bit integer value
def i16 : ValueType<16 , 4>; // 16-bit integer value def i16 : ValueType<16, 4>; // 16-bit integer value
def i32 : ValueType<32 , 5>; // 32-bit integer value def i32 : ValueType<32, 5>; // 32-bit integer value
def i64 : ValueType<64 , 6>; // 64-bit integer value def i64 : ValueType<64, 6>; // 64-bit integer value
def i128 : ValueType<128, 7>; // 128-bit integer value def i128 : ValueType<128, 7>; // 128-bit integer value
def bf16 : ValueType<16 , 8>; // 16-bit brain floating point value def bf16 : ValueType<16, 8>; // 16-bit brain floating point value
def f16 : ValueType<16 , 9>; // 16-bit floating point value def f16 : ValueType<16, 9>; // 16-bit floating point value
def f32 : ValueType<32 , 10>; // 32-bit floating point value def f32 : ValueType<32, 10>; // 32-bit floating point value
def f64 : ValueType<64 , 11>; // 64-bit floating point value def f64 : ValueType<64, 11>; // 64-bit floating point value
def f80 : ValueType<80 , 12>; // 80-bit floating point value def f80 : ValueType<80, 12>; // 80-bit floating point value
def f128 : ValueType<128, 13>; // 128-bit floating point value def f128 : ValueType<128, 13>; // 128-bit floating point value
def ppcf128: ValueType<128, 14>; // PPC 128-bit floating point value def ppcf128 : ValueType<128, 14>; // PPC 128-bit floating point value
def v1i1 : ValueType<1 , 15>; // 1 x i1 vector value def v1i1 : ValueType<1, 15>; // 1 x i1 vector value
def v2i1 : ValueType<2 , 16>; // 2 x i1 vector value def v2i1 : ValueType<2, 16>; // 2 x i1 vector value
def v4i1 : ValueType<4 , 17>; // 4 x i1 vector value def v4i1 : ValueType<4, 17>; // 4 x i1 vector value
def v8i1 : ValueType<8 , 18>; // 8 x i1 vector value def v8i1 : ValueType<8, 18>; // 8 x i1 vector value
def v16i1 : ValueType<16, 19>; // 16 x i1 vector value def v16i1 : ValueType<16, 19>; // 16 x i1 vector value
def v32i1 : ValueType<32 , 20>; // 32 x i1 vector value def v32i1 : ValueType<32, 20>; // 32 x i1 vector value
def v64i1 : ValueType<64 , 21>; // 64 x i1 vector value def v64i1 : ValueType<64, 21>; // 64 x i1 vector value
def v128i1 : ValueType<128, 22>; // 128 x i1 vector value def v128i1 : ValueType<128, 22>; // 128 x i1 vector value
def v256i1 : ValueType<256, 23>; // 256 x i1 vector value def v256i1 : ValueType<256, 23>; // 256 x i1 vector value
def v512i1 : ValueType<512, 24>; // 512 x i1 vector value def v512i1 : ValueType<512, 24>; // 512 x i1 vector value
def v1024i1: ValueType<1024,25>; //1024 x i1 vector value def v1024i1 : ValueType<1024, 25>; // 1024 x i1 vector value
def v1i8 : ValueType<8, 26>; // 1 x i8 vector value def v1i8 : ValueType<8, 26>; // 1 x i8 vector value
def v2i8 : ValueType<16 , 27>; // 2 x i8 vector value def v2i8 : ValueType<16, 27>; // 2 x i8 vector value
def v4i8 : ValueType<32 , 28>; // 4 x i8 vector value def v4i8 : ValueType<32, 28>; // 4 x i8 vector value
def v8i8 : ValueType<64 , 29>; // 8 x i8 vector value def v8i8 : ValueType<64, 29>; // 8 x i8 vector value
def v16i8 : ValueType<128, 30>; // 16 x i8 vector value def v16i8 : ValueType<128, 30>; // 16 x i8 vector value
def v32i8 : ValueType<256, 31>; // 32 x i8 vector value def v32i8 : ValueType<256, 31>; // 32 x i8 vector value
def v64i8 : ValueType<512, 32>; // 64 x i8 vector value def v64i8 : ValueType<512, 32>; // 64 x i8 vector value
def v128i8 : ValueType<1024,33>; //128 x i8 vector value def v128i8 : ValueType<1024, 33>; // 128 x i8 vector value
def v256i8 : ValueType<2048,34>; //256 x i8 vector value def v256i8 : ValueType<2048, 34>; // 256 x i8 vector value
def v1i16 : ValueType<16 , 35>; // 1 x i16 vector value def v1i16 : ValueType<16, 35>; // 1 x i16 vector value
def v2i16 : ValueType<32 , 36>; // 2 x i16 vector value def v2i16 : ValueType<32, 36>; // 2 x i16 vector value
def v3i16 : ValueType<48 , 37>; // 3 x i16 vector value def v3i16 : ValueType<48, 37>; // 3 x i16 vector value
def v4i16 : ValueType<64 , 38>; // 4 x i16 vector value def v4i16 : ValueType<64, 38>; // 4 x i16 vector value
def v8i16 : ValueType<128, 39>; // 8 x i16 vector value def v8i16 : ValueType<128, 39>; // 8 x i16 vector value
def v16i16 : ValueType<256, 40>; // 16 x i16 vector value def v16i16 : ValueType<256, 40>; // 16 x i16 vector value
def v32i16 : ValueType<512, 41>; // 32 x i16 vector value def v32i16 : ValueType<512, 41>; // 32 x i16 vector value
def v64i16 : ValueType<1024,42>; // 64 x i16 vector value def v64i16 : ValueType<1024, 42>; // 64 x i16 vector value
def v128i16: ValueType<2048,43>; //128 x i16 vector value def v128i16 : ValueType<2048, 43>; // 128 x i16 vector value
def v1i32 : ValueType<32 , 44>; // 1 x i32 vector value def v1i32 : ValueType<32, 44>; // 1 x i32 vector value
def v2i32 : ValueType<64 , 45>; // 2 x i32 vector value def v2i32 : ValueType<64, 45>; // 2 x i32 vector value
def v3i32 : ValueType<96 , 46>; // 3 x i32 vector value def v3i32 : ValueType<96, 46>; // 3 x i32 vector value
def v4i32 : ValueType<128, 47>; // 4 x i32 vector value def v4i32 : ValueType<128, 47>; // 4 x i32 vector value
def v5i32 : ValueType<160, 48>; // 5 x i32 vector value def v5i32 : ValueType<160, 48>; // 5 x i32 vector value
def v8i32 : ValueType<256, 49>; // 8 x i32 vector value def v8i32 : ValueType<256, 49>; // 8 x i32 vector value
def v16i32 : ValueType<512, 50>; // 16 x i32 vector value def v16i32 : ValueType<512, 50>; // 16 x i32 vector value
def v32i32 : ValueType<1024,51>; // 32 x i32 vector value def v32i32 : ValueType<1024, 51>; // 32 x i32 vector value
def v64i32 : ValueType<2048,52>; // 64 x i32 vector value def v64i32 : ValueType<2048, 52>; // 64 x i32 vector value
def v128i32 : ValueType<4096,53>; // 128 x i32 vector value def v128i32 : ValueType<4096, 53>; // 128 x i32 vector value
def v256i32 : ValueType<8182,54>; // 256 x i32 vector value def v256i32 : ValueType<8182, 54>; // 256 x i32 vector value
def v512i32 : ValueType<16384,55>; // 512 x i32 vector value def v512i32 : ValueType<16384, 55>; // 512 x i32 vector value
def v1024i32 : ValueType<32768,56>; // 1024 x i32 vector value def v1024i32 : ValueType<32768, 56>; // 1024 x i32 vector value
def v2048i32 : ValueType<65536,57>; // 2048 x i32 vector value def v2048i32 : ValueType<65536, 57>; // 2048 x i32 vector value
def v1i64 : ValueType<64 , 58>; // 1 x i64 vector value def v1i64 : ValueType<64, 58>; // 1 x i64 vector value
def v2i64 : ValueType<128, 59>; // 2 x i64 vector value def v2i64 : ValueType<128, 59>; // 2 x i64 vector value
def v4i64 : ValueType<256, 60>; // 4 x i64 vector value def v4i64 : ValueType<256, 60>; // 4 x i64 vector value
def v8i64 : ValueType<512, 61>; // 8 x i64 vector value def v8i64 : ValueType<512, 61>; // 8 x i64 vector value
def v16i64 : ValueType<1024,62>; // 16 x i64 vector value def v16i64 : ValueType<1024, 62>; // 16 x i64 vector value
def v32i64 : ValueType<2048,63>; // 32 x i64 vector value def v32i64 : ValueType<2048, 63>; // 32 x i64 vector value
def v64i64 : ValueType<4096,64>; // 64 x i64 vector value def v64i64 : ValueType<4096, 64>; // 64 x i64 vector value
def v128i64: ValueType<8192,65>; // 128 x i64 vector value def v128i64 : ValueType<8192, 65>; // 128 x i64 vector value
def v256i64: ValueType<16384,66>; // 256 x i64 vector value def v256i64 : ValueType<16384, 66>; // 256 x i64 vector value
def v1i128 : ValueType<128, 67>; // 1 x i128 vector value def v1i128 : ValueType<128, 67>; // 1 x i128 vector value
def v1f16 : ValueType<16 , 68>; // 1 x f16 vector value def v1f16 : ValueType<16, 68>; // 1 x f16 vector value
def v2f16 : ValueType<32 , 69>; // 2 x f16 vector value def v2f16 : ValueType<32, 69>; // 2 x f16 vector value
def v3f16 : ValueType<48 , 70>; // 3 x f16 vector value def v3f16 : ValueType<48, 70>; // 3 x f16 vector value
def v4f16 : ValueType<64 , 71>; // 4 x f16 vector value def v4f16 : ValueType<64, 71>; // 4 x f16 vector value
def v8f16 : ValueType<128, 72>; // 8 x f16 vector value def v8f16 : ValueType<128, 72>; // 8 x f16 vector value
def v16f16 : ValueType<256, 73>; // 16 x f16 vector value def v16f16 : ValueType<256, 73>; // 16 x f16 vector value
def v32f16 : ValueType<512, 74>; // 32 x f16 vector value def v32f16 : ValueType<512, 74>; // 32 x f16 vector value
def v64f16 : ValueType<1024, 75>; // 64 x f16 vector value def v64f16 : ValueType<1024, 75>; // 64 x f16 vector value
def v128f16 : ValueType<2048, 76>; // 128 x f16 vector value def v128f16 : ValueType<2048, 76>; // 128 x f16 vector value
def v2bf16 : ValueType<32 , 77>; // 2 x bf16 vector value def v2bf16 : ValueType<32, 77>; // 2 x bf16 vector value
def v3bf16 : ValueType<48 , 78>; // 3 x bf16 vector value def v3bf16 : ValueType<48, 78>; // 3 x bf16 vector value
def v4bf16 : ValueType<64 , 79>; // 4 x bf16 vector value def v4bf16 : ValueType<64, 79>; // 4 x bf16 vector value
def v8bf16 : ValueType<128, 80>; // 8 x bf16 vector value def v8bf16 : ValueType<128, 80>; // 8 x bf16 vector value
def v16bf16 : ValueType<256, 81>; // 16 x bf16 vector value def v16bf16 : ValueType<256, 81>; // 16 x bf16 vector value
def v32bf16 : ValueType<512, 82>; // 32 x bf16 vector value def v32bf16 : ValueType<512, 82>; // 32 x bf16 vector value
def v64bf16 : ValueType<1024, 83>; // 64 x bf16 vector value def v64bf16 : ValueType<1024, 83>; // 64 x bf16 vector value
def v128bf16 : ValueType<2048, 84>; // 128 x bf16 vector value def v128bf16 : ValueType<2048, 84>; // 128 x bf16 vector value
def v1f32 : ValueType<32 , 85>; // 1 x f32 vector value def v1f32 : ValueType<32, 85>; // 1 x f32 vector value
def v2f32 : ValueType<64 , 86>; // 2 x f32 vector value def v2f32 : ValueType<64, 86>; // 2 x f32 vector value
def v3f32 : ValueType<96 , 87>; // 3 x f32 vector value def v3f32 : ValueType<96, 87>; // 3 x f32 vector value
def v4f32 : ValueType<128, 88>; // 4 x f32 vector value def v4f32 : ValueType<128, 88>; // 4 x f32 vector value
def v5f32 : ValueType<160, 89>; // 5 x f32 vector value def v5f32 : ValueType<160, 89>; // 5 x f32 vector value
def v8f32 : ValueType<256, 90>; // 8 x f32 vector value def v8f32 : ValueType<256, 90>; // 8 x f32 vector value
def v16f32 : ValueType<512, 91>; // 16 x f32 vector value def v16f32 : ValueType<512, 91>; // 16 x f32 vector value
def v32f32 : ValueType<1024, 92>; // 32 x f32 vector value def v32f32 : ValueType<1024, 92>; // 32 x f32 vector value
def v64f32 : ValueType<2048, 93>; // 64 x f32 vector value def v64f32 : ValueType<2048, 93>; // 64 x f32 vector value
def v128f32 : ValueType<4096, 94>; // 128 x f32 vector value def v128f32 : ValueType<4096, 94>; // 128 x f32 vector value
def v256f32 : ValueType<8182, 95>; // 256 x f32 vector value def v256f32 : ValueType<8182, 95>; // 256 x f32 vector value
def v512f32 : ValueType<16384, 96>; // 512 x f32 vector value def v512f32 : ValueType<16384, 96>; // 512 x f32 vector value
def v1024f32 : ValueType<32768, 97>; // 1024 x f32 vector value def v1024f32 : ValueType<32768, 97>; // 1024 x f32 vector value
def v2048f32 : ValueType<65536, 98>; // 2048 x f32 vector value def v2048f32 : ValueType<65536, 98>; // 2048 x f32 vector value
def v1f64 : ValueType<64, 99>; // 1 x f64 vector value def v1f64 : ValueType<64, 99>; // 1 x f64 vector value
def v2f64 : ValueType<128, 100>; // 2 x f64 vector value def v2f64 : ValueType<128, 100>; // 2 x f64 vector value
def v4f64 : ValueType<256, 101>; // 4 x f64 vector value def v4f64 : ValueType<256, 101>; // 4 x f64 vector value
def v8f64 : ValueType<512, 102>; // 8 x f64 vector value def v8f64 : ValueType<512, 102>; // 8 x f64 vector value
def v16f64 : ValueType<1024, 103>; // 16 x f64 vector value def v16f64 : ValueType<1024, 103>; // 16 x f64 vector value
def v32f64 : ValueType<2048, 104>; // 32 x f64 vector value def v32f64 : ValueType<2048, 104>; // 32 x f64 vector value
def v64f64 : ValueType<4096, 105>; // 64 x f64 vector value def v64f64 : ValueType<4096, 105>; // 64 x f64 vector value
def v128f64 : ValueType<8192, 106>; // 128 x f64 vector value def v128f64 : ValueType<8192, 106>; // 128 x f64 vector value
def v256f64 : ValueType<16384, 107>; // 256 x f64 vector value def v256f64 : ValueType<16384, 107>; // 256 x f64 vector value
def nxv1i1 : ValueType<1, 108>; // n x 1 x i1 vector value def nxv1i1 : ValueType<1, 108>; // n x 1 x i1 vector value
def nxv2i1 : ValueType<2, 109>; // n x 2 x i1 vector value def nxv2i1 : ValueType<2, 109>; // n x 2 x i1 vector value
def nxv4i1 : ValueType<4, 110>; // n x 4 x i1 vector value def nxv4i1 : ValueType<4, 110>; // n x 4 x i1 vector value
def nxv8i1 : ValueType<8, 111>; // n x 8 x i1 vector value def nxv8i1 : ValueType<8, 111>; // n x 8 x i1 vector value
def nxv16i1 : ValueType<16, 112>; // n x 16 x i1 vector value def nxv16i1 : ValueType<16, 112>; // n x 16 x i1 vector value
def nxv32i1 : ValueType<32, 113>; // n x 32 x i1 vector value def nxv32i1 : ValueType<32, 113>; // n x 32 x i1 vector value
def nxv64i1 : ValueType<64,114>; // n x 64 x i1 vector value def nxv64i1 : ValueType<64, 114>; // n x 64 x i1 vector value
def nxv1i8 : ValueType<8, 115>; // n x 1 x i8 vector value def nxv1i8 : ValueType<8, 115>; // n x 1 x i8 vector value
def nxv2i8 : ValueType<16, 116>; // n x 2 x i8 vector value def nxv2i8 : ValueType<16, 116>; // n x 2 x i8 vector value
def nxv4i8 : ValueType<32, 117>; // n x 4 x i8 vector value def nxv4i8 : ValueType<32, 117>; // n x 4 x i8 vector value
def nxv8i8 : ValueType<64, 118>; // n x 8 x i8 vector value def nxv8i8 : ValueType<64, 118>; // n x 8 x i8 vector value
def nxv16i8 : ValueType<128, 119>; // n x 16 x i8 vector value def nxv16i8 : ValueType<128, 119>; // n x 16 x i8 vector value
def nxv32i8 : ValueType<256, 120>; // n x 32 x i8 vector value def nxv32i8 : ValueType<256, 120>; // n x 32 x i8 vector value
def nxv64i8 : ValueType<512, 121>; // n x 64 x i8 vector value def nxv64i8 : ValueType<512, 121>; // n x 64 x i8 vector value
craig.topperUnsubmitted
Done
ReplyInline Actions

Should this after a space after the comma?

craig.topper: Should this after a space after the comma?
craig.topperUnsubmitted
Done
ReplyInline Actions

Maybe align all the colons in this group with the colon from externref?

craig.topper: Maybe align all the colons in this group with the colon from externref?
def nxv1i16 : ValueType<16, 122>; // n x 1 x i16 vector value def nxv1i16 : ValueType<16, 122>; // n x 1 x i16 vector value
def nxv2i16 : ValueType<32, 123>; // n x 2 x i16 vector value def nxv2i16 : ValueType<32, 123>; // n x 2 x i16 vector value
def nxv4i16 : ValueType<64, 124>; // n x 4 x i16 vector value def nxv4i16 : ValueType<64, 124>; // n x 4 x i16 vector value
def nxv8i16 : ValueType<128, 125>; // n x 8 x i16 vector value def nxv8i16 : ValueType<128, 125>; // n x 8 x i16 vector value
def nxv16i16: ValueType<256, 126>; // n x 16 x i16 vector value def nxv16i16 : ValueType<256, 126>; // n x 16 x i16 vector value
def nxv32i16: ValueType<512, 127>; // n x 32 x i16 vector value def nxv32i16 : ValueType<512, 127>; // n x 32 x i16 vector value
def nxv1i32 : ValueType<32, 128>; // n x 1 x i32 vector value def nxv1i32 : ValueType<32, 128>; // n x 1 x i32 vector value
def nxv2i32 : ValueType<64, 129>; // n x 2 x i32 vector value def nxv2i32 : ValueType<64, 129>; // n x 2 x i32 vector value
def nxv4i32 : ValueType<128, 130>; // n x 4 x i32 vector value def nxv4i32 : ValueType<128, 130>; // n x 4 x i32 vector value
def nxv8i32 : ValueType<256, 131>; // n x 8 x i32 vector value def nxv8i32 : ValueType<256, 131>; // n x 8 x i32 vector value
def nxv16i32: ValueType<512, 132>; // n x 16 x i32 vector value def nxv16i32 : ValueType<512, 132>; // n x 16 x i32 vector value
def nxv32i32: ValueType<1024,133>; // n x 32 x i32 vector value def nxv32i32 : ValueType<1024, 133>; // n x 32 x i32 vector value
def nxv1i64 : ValueType<64, 134>; // n x 1 x i64 vector value def nxv1i64 : ValueType<64, 134>; // n x 1 x i64 vector value
def nxv2i64 : ValueType<128, 135>; // n x 2 x i64 vector value def nxv2i64 : ValueType<128, 135>; // n x 2 x i64 vector value
def nxv4i64 : ValueType<256, 136>; // n x 4 x i64 vector value def nxv4i64 : ValueType<256, 136>; // n x 4 x i64 vector value
def nxv8i64 : ValueType<512, 137>; // n x 8 x i64 vector value def nxv8i64 : ValueType<512, 137>; // n x 8 x i64 vector value
def nxv16i64: ValueType<1024,138>; // n x 16 x i64 vector value def nxv16i64 : ValueType<1024, 138>; // n x 16 x i64 vector value
def nxv32i64: ValueType<2048,139>; // n x 32 x i64 vector value def nxv32i64 : ValueType<2048, 139>; // n x 32 x i64 vector value
def nxv1f16 : ValueType<16, 140>; // n x 1 x f16 vector value def nxv1f16 : ValueType<16, 140>; // n x 1 x f16 vector value
def nxv2f16 : ValueType<32, 141>; // n x 2 x f16 vector value def nxv2f16 : ValueType<32, 141>; // n x 2 x f16 vector value
def nxv4f16 : ValueType<64, 142>; // n x 4 x f16 vector value def nxv4f16 : ValueType<64, 142>; // n x 4 x f16 vector value
def nxv8f16 : ValueType<128,143>; // n x 8 x f16 vector value def nxv8f16 : ValueType<128, 143>; // n x 8 x f16 vector value
def nxv16f16 : ValueType<256,144>; // n x 16 x f16 vector value def nxv16f16 : ValueType<256, 144>; // n x 16 x f16 vector value
def nxv32f16 : ValueType<512,145>; // n x 32 x f16 vector value def nxv32f16 : ValueType<512, 145>; // n x 32 x f16 vector value
def nxv1bf16 : ValueType<16, 146>; // n x 1 x bf16 vector value def nxv1bf16 : ValueType<16, 146>; // n x 1 x bf16 vector value
def nxv2bf16 : ValueType<32, 147>; // n x 2 x bf16 vector value def nxv2bf16 : ValueType<32, 147>; // n x 2 x bf16 vector value
def nxv4bf16 : ValueType<64, 148>; // n x 4 x bf16 vector value def nxv4bf16 : ValueType<64, 148>; // n x 4 x bf16 vector value
def nxv8bf16 : ValueType<128,149>; // n x 8 x bf16 vector value def nxv8bf16 : ValueType<128, 149>; // n x 8 x bf16 vector value
def nxv1f32 : ValueType<32, 150>; // n x 1 x f32 vector value def nxv1f32 : ValueType<32, 150>; // n x 1 x f32 vector value
def nxv2f32 : ValueType<64, 151>; // n x 2 x f32 vector value def nxv2f32 : ValueType<64, 151>; // n x 2 x f32 vector value
def nxv4f32 : ValueType<128,152>; // n x 4 x f32 vector value def nxv4f32 : ValueType<128, 152>; // n x 4 x f32 vector value
def nxv8f32 : ValueType<256,153>; // n x 8 x f32 vector value def nxv8f32 : ValueType<256, 153>; // n x 8 x f32 vector value
def nxv16f32 : ValueType<512,154>; // n x 16 x f32 vector value def nxv16f32 : ValueType<512, 154>; // n x 16 x f32 vector value
def nxv1f64 : ValueType<64, 155>; // n x 1 x f64 vector value def nxv1f64 : ValueType<64, 155>; // n x 1 x f64 vector value
def nxv2f64 : ValueType<128,156>; // n x 2 x f64 vector value def nxv2f64 : ValueType<128, 156>; // n x 2 x f64 vector value
def nxv4f64 : ValueType<256,157>; // n x 4 x f64 vector value def nxv4f64 : ValueType<256, 157>; // n x 4 x f64 vector value
def nxv8f64 : ValueType<512,158>; // n x 8 x f64 vector value def nxv8f64 : ValueType<512, 158>; // n x 8 x f64 vector value
def x86mmx : ValueType<64, 159>; // X86 MMX value def x86mmx : ValueType<64, 159>; // X86 MMX value
def FlagVT : ValueType<0, 160>; // Pre-RA sched glue def FlagVT : ValueType<0, 160>; // Pre-RA sched glue
def isVoid : ValueType<0, 161>; // Produces no value def isVoid : ValueType<0, 161>; // Produces no value
def untyped: ValueType<8, 162>; // Produces an untyped value def untyped : ValueType<8, 162>; // Produces an untyped value
def funcref : ValueType<0, 163>; // WebAssembly's funcref type def funcref : ValueType<0, 163>; // WebAssembly's funcref type
def externref : ValueType<0, 164>; // WebAssembly's externref type def externref : ValueType<0, 164>; // WebAssembly's externref type
def x86amx : ValueType<8192, 165>; // X86 AMX value def x86amx : ValueType<8192, 165>; // X86 AMX value
def token : ValueType<0 , 248>; // TokenTy def token : ValueType<0, 248>; // TokenTy
def MetadataVT: ValueType<0,249>; // Metadata def MetadataVT : ValueType<0, 249>; // Metadata
// Pseudo valuetype mapped to the current pointer size to any address space. // Pseudo valuetype mapped to the current pointer size to any address space.
// Should only be used in TableGen. // Should only be used in TableGen.
def iPTRAny : ValueType<0, 250>; def iPTRAny : ValueType<0, 250>;
// Pseudo valuetype to represent "vector of any size" // Pseudo valuetype to represent "vector of any size"
def vAny : ValueType<0 , 251>; def vAny : ValueType<0, 251>;
craig.topperUnsubmitted
Done
ReplyInline Actions

Should we be aligning the : and the start of ValueType rather than the 251?

craig.topper: Should we be aligning the : and the start of ValueType rather than the 251?
// Pseudo valuetype to represent "float of any format" // Pseudo valuetype to represent "float of any format"
def fAny : ValueType<0 , 252>; def fAny : ValueType<0, 252>;
// Pseudo valuetype to represent "integer of any bit width" // Pseudo valuetype to represent "integer of any bit width"
def iAny : ValueType<0 , 253>; def iAny : ValueType<0, 253>;
// Pseudo valuetype mapped to the current pointer size. // Pseudo valuetype mapped to the current pointer size.
def iPTR : ValueType<0 , 254>; def iPTR : ValueType<0, 254>;
// Pseudo valuetype to represent "any type of any size". // Pseudo valuetype to represent "any type of any size".
def Any : ValueType<0 , 255>; def Any : ValueType<0, 255>;
/// This class is for targets that want to use pointer types in patterns /// This class is for targets that want to use pointer types in patterns
/// with the GlobalISelEmitter. Targets must define their own pointer /// with the GlobalISelEmitter. Targets must define their own pointer
/// derived from this class. The scalar argument should be an /// derived from this class. The scalar argument should be an
/// integer type with the same bit size as the ponter. /// integer type with the same bit size as the ponter.
/// e.g. def p0 : PtrValueType <i64, 0>; /// e.g. def p0 : PtrValueType <i64, 0>;
class PtrValueType <ValueType scalar, int addrspace> : class PtrValueType <ValueType scalar, int addrspace> :
ValueType<scalar.Size, scalar.Value> { ValueType<scalar.Size, scalar.Value> {
int AddrSpace = addrspace; int AddrSpace = addrspace;
} }

llvm/include/llvm/Support/MachineValueType.h

Show First 20 Lines • Show All 64 Lines • ▼ Show 20 Lines enum SimpleValueType : uint8_t {
v16i1 = 19, // 16 x i1 v16i1 = 19, // 16 x i1
v32i1 = 20, // 32 x i1 v32i1 = 20, // 32 x i1
v64i1 = 21, // 64 x i1 v64i1 = 21, // 64 x i1
v128i1 = 22, // 128 x i1 v128i1 = 22, // 128 x i1
v256i1 = 23, // 256 x i1 v256i1 = 23, // 256 x i1
v512i1 = 24, // 512 x i1 v512i1 = 24, // 512 x i1
v1024i1 = 25, // 1024 x i1 v1024i1 = 25, // 1024 x i1
v1i8 = 26, // 1 x i8 v1i8 = 26, // 1 x i8
v2i8 = 27, // 2 x i8 v2i8 = 27, // 2 x i8
v4i8 = 28, // 4 x i8 v4i8 = 28, // 4 x i8
v8i8 = 29, // 8 x i8 v8i8 = 29, // 8 x i8
v16i8 = 30, // 16 x i8 v16i8 = 30, // 16 x i8
v32i8 = 31, // 32 x i8 v32i8 = 31, // 32 x i8
v64i8 = 32, // 64 x i8 v64i8 = 32, // 64 x i8
v128i8 = 33, //128 x i8 v128i8 = 33, // 128 x i8
v256i8 = 34, //256 x i8 v256i8 = 34, // 256 x i8
v1i16 = 35, // 1 x i16 v1i16 = 35, // 1 x i16
v2i16 = 36, // 2 x i16 v2i16 = 36, // 2 x i16
v3i16 = 37, // 3 x i16 v3i16 = 37, // 3 x i16
v4i16 = 38, // 4 x i16 v4i16 = 38, // 4 x i16
v8i16 = 39, // 8 x i16 v8i16 = 39, // 8 x i16
v16i16 = 40, // 16 x i16 v16i16 = 40, // 16 x i16
v32i16 = 41, // 32 x i16 v32i16 = 41, // 32 x i16
v64i16 = 42, // 64 x i16 v64i16 = 42, // 64 x i16
v128i16 = 43, //128 x i16 v128i16 = 43, // 128 x i16
v1i32 = 44, // 1 x i32 v1i32 = 44, // 1 x i32
v2i32 = 45, // 2 x i32 v2i32 = 45, // 2 x i32
v3i32 = 46, // 3 x i32 v3i32 = 46, // 3 x i32
v4i32 = 47, // 4 x i32 v4i32 = 47, // 4 x i32
v5i32 = 48, // 5 x i32 v5i32 = 48, // 5 x i32
v8i32 = 49, // 8 x i32 v8i32 = 49, // 8 x i32
v16i32 = 50, // 16 x i32 v16i32 = 50, // 16 x i32
v32i32 = 51, // 32 x i32 v32i32 = 51, // 32 x i32
v64i32 = 52, // 64 x i32 v64i32 = 52, // 64 x i32
v128i32 = 53, // 128 x i32 v128i32 = 53, // 128 x i32
v256i32 = 54, // 256 x i32 v256i32 = 54, // 256 x i32
v512i32 = 55, // 512 x i32 v512i32 = 55, // 512 x i32
v1024i32 = 56, // 1024 x i32 v1024i32 = 56, // 1024 x i32
v2048i32 = 57, // 2048 x i32 v2048i32 = 57, // 2048 x i32
v1i64 = 58, // 1 x i64 v1i64 = 58, // 1 x i64
v2i64 = 59, // 2 x i64 v2i64 = 59, // 2 x i64
v4i64 = 60, // 4 x i64 v4i64 = 60, // 4 x i64
v8i64 = 61, // 8 x i64 v8i64 = 61, // 8 x i64
v16i64 = 62, // 16 x i64 v16i64 = 62, // 16 x i64
v32i64 = 63, // 32 x i64 v32i64 = 63, // 32 x i64
v64i64 = 64, // 64 x i64 v64i64 = 64, // 64 x i64
v128i64 = 65, // 128 x i64 v128i64 = 65, // 128 x i64
v256i64 = 66, // 256 x i64 v256i64 = 66, // 256 x i64
v1i128 = 67, // 1 x i128 v1i128 = 67, // 1 x i128
FIRST_INTEGER_FIXEDLEN_VECTOR_VALUETYPE = v1i1, FIRST_INTEGER_FIXEDLEN_VECTOR_VALUETYPE = v1i1,
LAST_INTEGER_FIXEDLEN_VECTOR_VALUETYPE = v1i128, LAST_INTEGER_FIXEDLEN_VECTOR_VALUETYPE = v1i128,
▲ Show 20 Lines • Show All 45 Lines • ▼ Show 20 Lines enum SimpleValueType : uint8_t {
LAST_FIXEDLEN_VECTOR_VALUETYPE = v256f64, LAST_FIXEDLEN_VECTOR_VALUETYPE = v256f64,
nxv1i1 = 108, // n x 1 x i1 nxv1i1 = 108, // n x 1 x i1
nxv2i1 = 109, // n x 2 x i1 nxv2i1 = 109, // n x 2 x i1
nxv4i1 = 110, // n x 4 x i1 nxv4i1 = 110, // n x 4 x i1
nxv8i1 = 111, // n x 8 x i1 nxv8i1 = 111, // n x 8 x i1
nxv16i1 = 112, // n x 16 x i1 nxv16i1 = 112, // n x 16 x i1
nxv32i1 = 113, // n x 32 x i1 nxv32i1 = 113, // n x 32 x i1
nxv64i1 = 114, // n x 64 x i1 nxv64i1 = 114, // n x 64 x i1
nxv1i8 = 115, // n x 1 x i8 nxv1i8 = 115, // n x 1 x i8
nxv2i8 = 116, // n x 2 x i8 nxv2i8 = 116, // n x 2 x i8
nxv4i8 = 117, // n x 4 x i8 nxv4i8 = 117, // n x 4 x i8
nxv8i8 = 118, // n x 8 x i8 nxv8i8 = 118, // n x 8 x i8
nxv16i8 = 119, // n x 16 x i8 nxv16i8 = 119, // n x 16 x i8
nxv32i8 = 120, // n x 32 x i8 nxv32i8 = 120, // n x 32 x i8
nxv64i8 = 121, // n x 64 x i8 nxv64i8 = 121, // n x 64 x i8
nxv1i16 = 122, // n x 1 x i16 nxv1i16 = 122, // n x 1 x i16
nxv2i16 = 123, // n x 2 x i16 nxv2i16 = 123, // n x 2 x i16
nxv4i16 = 124, // n x 4 x i16 nxv4i16 = 124, // n x 4 x i16
nxv8i16 = 125, // n x 8 x i16 nxv8i16 = 125, // n x 8 x i16
nxv16i16 = 126, // n x 16 x i16 nxv16i16 = 126, // n x 16 x i16
nxv32i16 = 127, // n x 32 x i16 nxv32i16 = 127, // n x 32 x i16
▲ Show 20 Lines • Show All 1,219 Lines • Show Last 20 Lines